 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC862EC bảng dữ liệu(PDF) 37 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC862EC bảng dữ liệu(HTML) 37 Page - Motorola, Inc |
|
|
37 / 88 page  MOTOROLA MPC862/857T/857DSL Hardware Specifications 37 Bus Signal Timing Table 9 shows the PCMCIA timing for the MPC862/857T/857DSL. Table 9. PCMCIA Timing Num Characteristic 33 MHz 40 MHz 50 MHz 66 MHz Unit Min Max Min Max Min Max Min Max P44 A(0:31), REG valid to PCMCIA Strobe asserted. 1 (MIN = 0.75 x B1 - 2.00) 1 PSST = 1. Otherwise add PSST times cycle time. PSHT = 0. Otherwise add PSHT times cycle time. These synchronous timings define when the WAITx signals are detected in order to freeze (or relieve) the PCMCIA current cycle. The WAITx assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the MPC862 PowerQUICC User s Manual . 20.70 — 16.70 — 13.00 — 9.40 — ns P45 A(0:31), REG valid to ALE negation.1 (MIN = 1.00 x B1 - 2.00) 28.30 — 23.00 — 18.00 — 13.20 — ns P46 CLKOUT to REG valid (MAX = 0.25 x B1 + 8.00) 7.60 15.60 6.30 14.30 5.00 13.00 3.80 11.80 ns P47 CLKOUT to REG Invalid. (MIN = 0.25 x B1 + 1.00) 8.60 — 7.30 — 6.00 — 4.80 — ns P48 CLKOUT to CE1, CE2 asserted. (MAX = 0.25 x B1 + 8.00) 7.60 15.60 6.30 14.30 5.00 13.00 3.80 11.80 ns P49 CLKOUT to CE1, CE2 negated. (MAX = 0.25 x B1 + 8.00) 7.60 15.60 6.30 14.30 5.00 13.00 3.80 11.80 ns P50 CLKOUT to PCOE, IORD, PCWE, IOWR assert time. (MAX = 0.00 x B1 + 11.00) — 11.00 — 11.00 — 11.00 — 11.00 ns P51 CLKOUT to PCOE, IORD, PCWE, IOWR negate time. (MAX = 0.00 x B1 + 11.00) 2.00 11.00 2.00 11.00 2.00 11.00 2.00 11.00 ns P52 CLKOUT to ALE assert time (MAX = 0.25 x B1 + 6.30) 7.60 13.80 6.30 12.50 5.00 11.30 3.80 10.00 ns P53 CLKOUT to ALE negate time (MAX = 0.25 x B1 + 8.00) — 15.60 — 14.30 — 13.00 — 11.80 ns P54 PCWE, IOWR negated to D(0:31) invalid.1 (MIN = 0.25 x B1 - 2.00) 5.60 — 4.30 — 3.00 — 1.80 — ns P55 WAITA and WAITB valid to CLKOUT rising edge.1 (MIN = 0.00 x B1 + 8.00) 8.00 — 8.00 — 8.00 — 8.00 — ns P56 CLKOUT rising edge to WAITA and WAITB invalid.1 (MIN = 0.00 x B1 + 2.00) 2.00 — 2.00 — 2.00 — 2.00 — ns Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
