AR0141CS datasheet(33/48 Pages) ONSEMI

33 / 48 page

AR0141CS

www.onsemi.com

Figure 37. Sequential READ, Start from Current Location

N+L

N+L−1

N+2

N+1

Previous Reg Address, N

Read Data

Slave Address

Read Data

Single WRITE to Random Location

This sequence (Figure 38) begins with the master

generating a start condition. The slave address/data

direction byte signals a WRITE and is followed by the HIGH

then LOW bytes of the register address that is to be written.

The master follows this with the byte of write data. The

WRITE is terminated by the master generating a stop

condition.

Figure 38. Single WRITE to Random Location

Previous Reg Address, N

Reg Address, M

M+1

Slave Address

Reg Address[15:8]

Reg Address[7:0]

Write Data

Sequential WRITE, Start at Random Location

This sequence (Figure 39) starts in the same way as the

single WRITE to random location (Figure 38). Instead of

generating a no−acknowledge bit after the first byte of data

has been transferred, the master generates an acknowledge

bit and continues to perform byte WRITEs until “L” bytes

have been written. The WRITE is terminated by the master

generating a stop condition.

Figure 39. Sequential WRITE, Start at Random Location

Previous Reg Address, N

Reg Address, M

M+1

Slave Address

Reg Address[15:8]

Reg Address[7:0]

M+L

M+L−1

M+L−2

M+1

M+2

M+3

Write Data

A P

Write Data

AR0141CS bảng dữ liệu(PDF) 33 Page - ON Semiconductor

AR0141CS bảng dữ liệu(HTML) 33 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL