công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD4010 bảng dữ liệu(PDF) 29 Page - Analog Devices

tên linh kiện AD4010
Giải thích chi tiết về linh kiện  Precision, Pseudo Differential, SAR ADCs
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD4010 bảng dữ liệu(HTML) 29 Page - Analog Devices

Back Button AD4010 Datasheet HTML 25Page - Analog Devices AD4010 Datasheet HTML 26Page - Analog Devices AD4010 Datasheet HTML 27Page - Analog Devices AD4010 Datasheet HTML 28Page - Analog Devices AD4010 Datasheet HTML 29Page - Analog Devices AD4010 Datasheet HTML 30Page - Analog Devices AD4010 Datasheet HTML 31Page - Analog Devices AD4010 Datasheet HTML 32Page - Analog Devices AD4010 Datasheet HTML 33Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 36 page
background image
Preliminary Technical Data
AD4002/AD4006/AD4010
Rev. PrA | Page 29 of 36
CS MODE, 3-WIRE WITHOUT BUSY INDICATOR
This mode is typically used when a single AD4002/AD4006/
AD4010 device is connected to an SPI-compatible digital host.
The connection diagram is shown in Figure 52, and the
corresponding timing diagram is shown in Figure 53.
AD4002/
AD4006/
AD4010
SDI
SDO
CNV
SCK
CONVERT
DATA IN
CLK
DIGITAL HOST
VIO
Figure 52. CS Mode, 3-Wire Without Busy Indicator Connection Diagram
(SDI High)
With SDI tied to VIO, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. After a
conversion is initiated, it continues until completion irrespective of
the state of CNV. This feature can be useful, for instance, to bring
CNV low to select other SPI devices, such as analog multiplexers;
however, CNV must be returned high before the minimum
conversion time elapses and then held high for the maximum
possible conversion time to avoid the generation of the busy
signal indicator.
When the conversion is complete, the AD4002/AD4006/AD4010
enter the acquisition phase and power down. When CNV goes
low, the MSB is output onto SDO. The remaining data bits are
clocked by subsequent SCK falling edges. The data is valid on
both SCK edges. Although the rising edge can capture the data,
a digital host using the SCK falling edge allows a faster reading
rate, provided it has an acceptable hold time. After the 18th SCK
falling edge or when CNV goes high (whichever occurs first),
SDO returns to high impedance.
There must not be any digital activity on SCK during the
conversion.
SDO
D17
D16
D15
D1
D0
tDIS
SCK
1
2
3
16
17
18
tSCK
tSCKL
tSCKH
HSDO
tDSDO
CNV
CONVERSION
ACQUISITION
tCYC
ACQUISITION
SDI = 1
tCNVH
tACQ
tEN
tQUIET2
tCONV
Figure 53. CS Mode, 3-Wire Without Busy Indicator Serial Interface Timing Diagram (SDI High)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com