AD4010 datasheet(28/36 Pages) AD

28 / 36 page

AD4002/AD4006/AD4010

Preliminary Technical Data

Rev. PrA | Page 28 of 36

CS MODE, 3-WIRE TURBO MODE

This mode is typically used when a single AD4002/AD4006/

AD4010 device is connected to an SPI-compatible digital host. It

provides additional time during the end of the ADC conversion

process to clock out the previous conversion result, providing a

lower SCK rate. The AD4002 can achieve a throughput rate of

2 MSPS only when turbo mode is enabled and using a minimum

SCK rate of 75 MHz. With turbo mode enabled, the AD4006 can

also achieve its maximum throughput rate of 1 MSPS with a

minimum SCK rate of 25 MHz, and the AD4010 can achieve its

maximum throughput rate of 500 kSPS with a minimum SCK rate

of 11 MHz. The connection diagram is shown in Figure 50, and

the corresponding timing diagram is shown in Figure 51.

AD4002/

AD4006/

AD4010

SDI

SDO

CNV

SCK

CONVERT

DATA IN

CLK

DIGITAL HOST

VIO

Figure 50. CS Mode, 3-Wire Turbo Mode Connection Diagram (SDI High)

This mode replaces the 3-wire with busy indicator mode by

programming the turbo mode bit, Bit 1 (see Table 14).

When SDI is forced high, a rising edge on CNV initiates a

conversion. The previous conversion data is available to read

after the CNV rising edge. The user must wait tQUIET1 time after

CNV is brought high before bringing CNV low to clock out the

previous conversion result. The user must also wait tQUIET2 time

after the last falling edge of SCK to when CNV is brought high.

When the conversion is complete, the AD4002/AD4006/AD4010

enter the acquisition phase and power down. When CNV goes

low, the MSB is output to SDO. The remaining data bits are

clocked by subsequent SCK falling edges. The data is valid on

both SCK edges. Although the rising edge can capture the data,

a digital host using the SCK falling edge allows a faster reading

rate, provided it has an acceptable hold time. After the 18th SCK

falling edge or when CNV goes high (whichever occurs first),

SDO returns to high impedance.

SDI = 1

tCYC

CNV

ACQUISITION

tACQ

tSCK

tSCKL

CONVERSION

SCK

D15

D16

D17

SDO

tEN

tHSDO

tDSDO

tDIS

tSCKH

tQUIET1

QUIET2

CONV

Figure

51. CS Mode, 3-Wire Turbo Mode Serial Interface Timing Diagram (SDI High)

AD4010 bảng dữ liệu(PDF) 28 Page - Analog Devices

AD4010 bảng dữ liệu(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL