LAN91C100FD datasheet(23/68 Pages) SMSC

23 / 68 page

SMSC DS – LAN91C100FD REV. B

Page 23

Rev. 05/31/2000

BANK 0

OFFSET

NAME

TYPE

SYMBOL

COUNTER REGISTER

READ ONLY

ECR

Counts four parameters for MAC statistics. When any counter reaches 15 an interrupt is issued. All counters are cleared

when reading the register and do not wrap around beyond 15.

HIGH

BYTE

NUMBER OF EXC. DEFFERED TX

NUMBER OF DEFFERED TX

LOW

BYTE

MULTIPLE COLLISION COUNT

SINGLE COLLISION COUNT

Each four bit counter is incremented every time the corresponding event, as defined in the EPH STATUS REGISTER bit

description, occurs. Note that the counters can only increment once per enqueued transmit packet, never faster, limiting the

rate of interrupts that can be generated by the counters. For example if a packet is successfully transmitted after one

collision the SINGLE COLLISION COUNT field is incremented by one. If a packet experiences between 2 to 16 collisions,

the MULTIPLE COLLISION COUNT field is incremented by one. If a packet experiences deferral the NUMBER OF

DEFERRED TX field is incremented by one, even if the packet experienced multiple deferrals during its collision retries.

The COUNTER REGISTER facilitates maintaining statistics in the AUTO RELEASE mode where no transmit interrupts are

generated on successful transmissions.

Reading the register in the transmit service routine will be enough to maintain statistics.

BANK 0

OFFSET

NAME

TYPE

SYMBOL

MEMORY INFORMATION REGISTER

READ ONLY

MIR

HIGH

BYTE

FREE MEMORY AVAILABLE (IN BYTES * 256 * M)

LOW

BYTE

MEMORY SIZE (IN BYTES *256 * M)

FREE MEMORY AVAILABLE - This register can be read at any time to determine the amount of free memory. The register

defaults to the MEMORY SIZE upon reset or upon the RESET MMU command.

MEMORY SIZE - This register can be read to determine the total memory size.

All memory related information is represented in 256 * M byte units, where the multiplier M is determined by the MCR upper

byte.

These register default to FFh, which should be interpreted as 256.

LAN91C100FD bảng dữ liệu(PDF) 23 Page - SMSC Corporation

LAN91C100FD bảng dữ liệu(HTML) 23 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL