BQ40Z50-R2 datasheet(10/51 Pages) TI1

10 / 51 page

bq40z50-R2

SLUSCS4 – JUNE 2017

www.ti.com

Product Folder Links: bq40z50-R2

Submit Documentation Feedback

Current Wake Comparator (continued)

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where TA = –40°C to 85°C and VCC =

2.2 V to 26 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tWAKE

Time from

application of

current to wake

interrupt

700

µs

tWAKE(SU)

Wake comparator

startup time

500

1000

µs

7.10 VC1, VC2, VC3, VC4, BAT, PACK

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where TA = –40°C to 85°C and VCC =

2.2 V to 26 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Scaling factor

VC1–VSS, VC2–VC1, VC3–VC2, VC4–VC3

0.1980

0.2000

0.2020

—

BAT–VSS, PACK–VSS

0.049

0.050

0.051

VREF2

0.490

0.500

0.510

VIN

Input voltage range

VC1–VSS, VC2–VC1, VC3–VC2, VC4–VC3

–0.2

BAT–VSS, PACK–VSS

–0.2

ILKG

Input leakage current

VC1, VC2, VC3, VC4, cell balancing off, cell detach

detection off, ADC multiplexer off

µA

RCB

Internal cell balance

resistance

RDS(ON) for internal FET switch at 2 V < VDS < 4 V

200

ICD

Internal cell detach

check current

VCx > VSS + 0.8 V

µA

7.11 SMBD, SMBC

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where TA = –40°C to 85°C and VCC =

2.2 V to 26 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

VIH

Input voltage high

SMBC, SMBD, VREG = 1.8 V

1.3

VIL

Input voltage low

SMBC, SMBD, VREG = 1.8 V

0.8

VOL

Output low voltage

SMBC, SMBD, VREG = 1.8 V, IOL = 1.5 mA

0.4

CIN

Input capacitance

ILKG

Input leakage current

µA

RPD

Pulldown resistance

0.7

1.0

1.3

MΩ

7.12 PRES, BTP_INT, DISP

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where TA = –40°C to 85°C and VCC =

2.2 V to 26 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

VIH

High-level input

1.3

VIL

Low-level input

0.55

VOH

Output voltage high

VBAT > 5.5 V, IOH = –0 µA

3.5

VBAT > 5.5 V, IOH = –10 µA

1.8

VOL

Output voltage low

IOL = 1.5 mA

0.4

CIN

Input capacitance

ILKG

Input leakage current

µA

Output reverse

resistance

Between PRES or BTP_INT or DISP and PBI

kΩ

BQ40Z50-R2 bảng dữ liệu(PDF) 10 Page - Texas Instruments

BQ40Z50-R2 bảng dữ liệu(HTML) 10 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

bảng dữ liệu tải về

Link URL