công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STM32F102xx bảng dữ liệu(PDF) 7 Page - STMicroelectronics

tên linh kiện STM32F102xx
Giải thích chi tiết về linh kiện  This errata sheet applies to the revisions
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F102xx bảng dữ liệu(HTML) 7 Page - STMicroelectronics

Back Button STM32F102xx Datasheet HTML 3Page - STMicroelectronics STM32F102xx Datasheet HTML 4Page - STMicroelectronics STM32F102xx Datasheet HTML 5Page - STMicroelectronics STM32F102xx Datasheet HTML 6Page - STMicroelectronics STM32F102xx Datasheet HTML 7Page - STMicroelectronics STM32F102xx Datasheet HTML 8Page - STMicroelectronics STM32F102xx Datasheet HTML 9Page - STMicroelectronics STM32F102xx Datasheet HTML 10Page - STMicroelectronics STM32F102xx Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 41 page
background image
DocID14574 Rev 13
7/41
STM32F10xx8 STM32F10xxB
ARM® 32-bit Cortex®-M3 limitations
1
ARM® 32-bit Cortex®-M3 limitations
An errata notice of the STM32F10xxx core is available from the following web address:
http://infocenter.arm.com.
All the described limitations are minor and related to the revision r1p1-01rel0 of the Cortex-
M3 core. Table 3 summarizes these limitations and their implications on the behavior of
medium-density STM32F10xxx devices.
Table 3. Cortex-M3 core limitations and impact on microcontroller behavior
ARM ID
ARM
category
ARM
summary of errata
Impact on
medium-density
STM32F10xxx
devices
752419
Cat 2
Interrupted loads to SP can cause erroneous behavior
Minor
740455
Cat 2
SVC and BusFault/MemManage may occur out of order
Minor
602117
Cat 2
LDRD with base in list may result in incorrect base register
when interrupted or faulted
Minor
563915
Cat 2
Event register is not set by interrupts and debug
Minor
531064
impl
SWJ-DP missing POR reset sync
No
511864
Cat 3
Cortex-M3 may fetch instructions using incorrect privilege
on return from an exception
No
532314
Cat 3
DWT CPI counter increments during sleep
No
538714
Cat 3
Cortex-M3 TPIU clock domain crossing
No
548721
Cat 3
Internal write buffer could be active whilst asleep
No
463763
Cat 3
BKPT in debug monitor mode can cause DFSR mismatch
Minor
463764
Cat 3
Core may freeze for SLEEPONEXIT single instruction ISR
Minor
463769
Cat 3
Unaligned MPU fault during a write may cause the wrong
data to be written to a successful first access
No



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com