STM8TL52X4 datasheet(12/84 Pages) STMICROELECTRONICS

12 / 84 page

Product overview

STM8TL52x4 STM8TL53x4

12/84

DocID022344 Rev 7

3.1

Central processing unit STM8

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard

architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20

addressing modes including indexed indirect and relative addressing, and 80 instructions.

Architecture and registers



Harvard architecture



3-stage pipeline



32-bit wide program memory bus - single cycle fetching most instructions



X and Y 16-bit index registers - enabling indexed addressing modes with or without

offset and read-modify - write type data manipulations



8-bit accumulator



24-bit program counter - 16 Mbyte linear memory space



16-bit stack pointer - access to a 64 Kbyte level stack



8-bit condition code register - 7 condition flags for the result of the last instruction

Addressing



20 addressing modes



Indexed indirect addressing mode for lookup tables located anywhere in the address

space



Stack pointer relative addressing mode for local variables and parameter passing

Instruction set



80 instructions with 2-byte average instruction size



Standard data movement and logic/arithmetic functions



8-bit by 8-bit multiplication



16-bit by 8-bit and 16-bit by 16-bit division



Bit manipulation



Data transfer between stack and accumulator (push/pop) with direct stack access



Data transfer using the X and Y registers or direct memory-to-memory transfers

STM8TL52X4 bảng dữ liệu(PDF) 12 Page - STMicroelectronics

STM8TL52X4 bảng dữ liệu(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL