| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST72321R7-Auto bảng dữ liệu(PDF) 66 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72321R7-Auto bảng dữ liệu(HTML) 66 Page - STMicroelectronics |
|
66 / 243 page ![]() Power saving modes ST72321xx-Auto 66/243 Doc ID 13829 Rev 1 Figure 25. Active Halt timing overview 1. This delay occurs only if the MCU exits Active Halt mode by means of a RESET. Figure 26. Active Halt mode flowchart 1. Peripheral clocked with an external clock source can still be active. 2. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and restored when the CC register is popped. 3. In Flash devices only the MCC/RTC interrupt can exit the MCU from Active Halt mode. HALT RUN RUN 256 OR 4096 CPU CYCLE DELAY(1) RESET OR INTERRUPT HALT INSTRUCTION FETCH VECTOR ACTIVE [MCCSR.OIE = 1] HALT INSTRUCTION RESET Y N N Y CPU OSCILLATOR PERIPHERALS(1) I[1:0] BITS ON OFF 10 OFF FETCH RESET VECTOR OR SERVICE INTERRUPT CPU OSCILLATOR PERIPHERALS I[1:0] BITS ON OFF XX(2) ON CPU OSCILLATOR PERIPHERALS I[1:0] BITS ON ON XX(2) ON 256 OR 4096 CPU CLOCK CYCLE DELAY (MCCSR.OIE = 1) INTERRUPT (3) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |