SPC560P34L1 datasheet(77/103 Pages) STMICROELECTRONICS

77 / 103 page

SPC560P34L1, SPC560P34L3, SPC560P40L1, SPC560P40L3

Electrical characteristics

Doc ID 16100 Rev 7

77/103

Figure 19.

Pad output delay

3.17

AC timing characteristics

3.17.1

RESET pin characteristics

The SPC560P34/SPC560P40 implements a dedicated bidirectional RESET pin.

ttr

CC D

Output transition time output pin(2)

FAST configuration

CL = 25 pF

VDD = 5.0 V ± 10%,

PAD3V5V = 0

SIUL.PCRx.SRC = 1

——

CL = 50 pF

—

CL = 100 pF

—

CL = 25 pF

VDD = 3.3 V ± 10%,

PAD3V5V = 1

SIUL.PCRx.SRC = 1

——

CL = 50 pF

—

CL = 100 pF

—

tSYM

(3)

CC T

Symmetric transition time, same drive

strength between N and P transistor

VDD = 5.0 V ± 10%, PAD3V5V = 0

—

VDD = 3.3 V ± 10%, PAD3V5V = 1

—

VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = −40 °C to TA MAX, unless otherwise specified.

CL includes device and package capacitances (CPKG < 5 pF).

Transition timing of both positive and negative slopes will differ maximum 50%.

Table 36.

Output pin transition times (continued)

Symbol

Parameter

Conditions(1)

Value

Unit

Min Typ Max

VDD_HV_IOx/2

VOH

VOL

Rising

Edge

Output

Delay

Falling

Edge

Output

Delay

Pad

Data Input

Pad

Output

SPC560P34L1 bảng dữ liệu(PDF) 77 Page - STMicroelectronics

SPC560P34L1 bảng dữ liệu(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL