SPC560P34L1 datasheet(74/103 Pages) STMICROELECTRONICS

74 / 103 page

Electrical characteristics

SPC560P34L1, SPC560P34L3, SPC560P40L1, SPC560P40L3

74/103

Doc ID 16100 Rev 7

3.15

Flash memory electrical characteristics

3.15.1

Program/Erase characteristics

During the sampling time the input capacitance CS can be charged/discharged by the external source. The internal

resistance of the analog source must allow the capacitance to reach its final voltage level within ts. After the end of the

sampling time ts, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock

ts depend on programming.

This parameter includes the sampling time ts.

20 MHz ADC clock. Specific prescaler is programmed on MC_PLL_CLK to provide 20 MHz clock to the ADC.

See Figure 16.

Table 31.

Program and erase specifications

Symbol

Parameter

Value

Unit

Min

Typ(1)

Initial

Max(2)

Max(3)

Twprogram

P Word Program Time for data flash memory(4)

—

500

µs

Tdwprogram P Double Word Program Time for code flash memory

(4)

—

500

µs

TBKPRG

P Bank Program (256 KB)(4)(5)

—

0.73

0.83

17.5

P Bank Program (64 KB)(4)(5)

—0.49

1.2

4.1

T16kpperase P

16 KB Block Pre-program and Erase Time for code

flash memory

—

300

500

5000

16 KB Block Pre-program and Erase Time for data

flash memory

—

700

800

5000

T32kpperase P 32 KB Block Pre-program and Erase Time

—

400

600

5000

T128kpperase P 128 KB Block Pre-program and Erase Time

—

800

1300

7500

tESRT

P Program and erase specifications(6)

—

Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change

pending device characterization.

Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values

are characterized but not guaranteed.

Actual hardware programming times. This does not include software overhead.

Typical Bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require

more than one pulse, adding a small overhead to total bank programming time (see “Initial Max” column).

Time between erase suspend resume and next erase suspend request.

SPC560P34L1 bảng dữ liệu(PDF) 74 Page - STMicroelectronics

SPC560P34L1 bảng dữ liệu(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL