| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LQFP100 bảng dữ liệu(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LQFP100 bảng dữ liệu(HTML) 43 Page - STMicroelectronics |
|
43 / 116 page ![]() DocID14619 Rev 13 43/116 SPC560B40x/50x, SPC560C40x/50x Package pinouts and signal descriptions 115 VIN SR Voltage on any GPIO pin with respect to ground (VSS) —VSS0.1 — V Relative to VDD —VDD+0.1 IINJPAD SR Injected input current on any pin during overload condition — 55 mA IINJSUM SR Absolute sum of all injected input currents during overload condition — 50 50 TVDD SR VDD slope to ensure correct power up (6) —3.0(7) 250 x 103 (0.25 [V/µs]) V/s 1. 100 nF capacitance needs to be provided between each VDD/VSS pair 2. 330 nF capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 3. 400 nF capacitance needs to be provided between VDD_BV and the nearest VSS_LV (higher value may be needed depending on external regulator characteristics). 4. 100 nF capacitance needs to be provided between VDD_ADC/VSS_ADC pair. 5. Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below VLVDHVL, device is reset. 6. Guaranteed by device validation. 7. Minimum value of TVDD must be guaranteed until VDD reaches 2.6 V (maximum value of VPORH). Table 14. Recommended operating conditions (5.0 V) Symbol Parameter Conditions Value Unit Min Max VSS SR Digital ground on VSS_HV pins — 0 0 V VDD (1) SR Voltage on VDD_HV pins with respect to ground (VSS) —4.5 5.5 V Voltage drop(2) 3.0 5.5 VSS_LV (3) SR Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (VSS) —VSS0.1 VSS+0.1 V VDD_BV (4) SR Voltage on VDD_BV pin (regulator supply) with respect to ground (VSS) —4.5 5.5 V Voltage drop(2) 3.0 5.5 Relative to VDD VDD0.1 VDD+0.1 VSS_ADC SR Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (VSS —VSS0.1 VSS+0.1 V VDD_ADC (5) SR Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (VSS) —4.5 5.5 V Voltage drop(2) 3.0 5.5 Relative to VDD VDD0.1 VDD+0.1 VIN SR Voltage on any GPIO pin with respect to ground (VSS) —VSS0.1 — V Relative to VDD —VDD+0.1 Table 13. Recommended operating conditions (3.3 V) (continued) Symbol Parameter Conditions Value Unit Min Max |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |