L6718 datasheet(32/71 Pages) STMICROELECTRONICS

32 / 71 page

Device configuration

L6718

32/71

DocID023399 Rev 3

6.6.1

CONFIG0 in CPU mode

Config0/PSI0 is a multi-functional pin, during startup, it is used as CONFIG0 pinstrapping to

select the device configuration.

CONFIG0 select (see Table 8):

SWAP mode: Set SWAP ON to enter SWAP mode. As a consequence, all 3

embedded drivers run for the multi-phase rail (see Section 6.3).

SMBus: Set SMBus OFF to disable SMBus function. As a consequence, pins

CONFIG2/SDA and CONFIG3/SCL are used as pinstrapping CONFIG2 and

CONFIG3 (see Section 6.6.5 and Section 6.6.6). If SMBus is set ON, pins

CONFIG2/SDA and CONFIG3/SCL are set as serial data (SDA) and serial clock

(SCL) used for the SMBus communication (see Section 7.1).

If Jmode is set ON by CONFIG1 pinstrapping (see Section 6.6.3), it is possible to

select the serial VID address of the rail between 00h and 01h. This option can be

useful in designs where multi-phase rail is necessary for the graphics section. The

boot voltage for the multi-phase rail can be selected from 0.9 V, 1 V and 1,1 V,

which are for debug mode, while operating mode is set to 0 V.

If Jmode is set OFF and the single-phase rail is used to supply the graphics (no

MRO mode condition), it is possible to set the single-phase rail between 30 A and

35 A while the voltage boot can change between 0 V and 1 V for the multi-phase

rail and 0 V, 0,9 V, 1 V and 1,1 V for the single-phase rail. The only operating

mode configuration is 0 V for both rails.

If the PMW3/SPMW pin is floating and CONFIG0 is set with SWAP to ON, the

device is configured in multi-phase rail only (MRO). In MRO the single-phase rail

is OFF so CONFIG0 is set as in point c.

L6718 bảng dữ liệu(PDF) 32 Page - STMicroelectronics