NSC800N datasheet(15/76 Pages) NSC

15 / 76 page

90 Timing and Control

91 INTERNAL CLOCK GENERATOR

An inverter oscillator contained on the NSC800 chip pro-

vides all necessary timing signals The chip operation fre-

quency is equal to one half of the frequency of this oscilla-

tor

The oscillator frequency can be controlled by one of the

following methods

1 Leaving the XOUT pin unterminated and driving the XIN

pin with an externally generated clock as shown in

Figure

6 When driving XIN with a square wave the minimum

duty cycle is 30% high

TLC5171 – 13

FIGURE 6 Use of External Clock

2 Connecting a crystal with the proper biasing network be-

tween XIN and XOUT as shown in Figure 7 Recommend-

ed crystal is a parallel resonance AT cut crystal

Note 1

If the crystal frequency is between 1 MHz and 2 MHz a series

resistor RS (470X to 1500X) should be connected between

XOUT and R XTAL and CZ Additionally the capacitance of C1

and C2 should be increased by 2 to 3 times the recommended

value For crystal frequencies less than 1 MHz higher values of

C1 and C2 may be required Crystal parameters will also affect

the capacitive loading requirements

2 MHz k

f(XTAL)

Re1MX

C1e20 pF

C2e34 pF

(Recommended)

TLC5171 – 14

FIGURE 7 Use Of Crystal

The CPU has a minimum clock frequency input (

XIN)of

300 kHz which results in 150 kHz system clock speed All

registers internal to the chip are static however there is

dynamic logic which limits the minimum clock speed The

input clock can be stopped without fear of losing any data or

damaging the part You stop it in the phase of the clock that

has XIN low and CLK OUT high When restarting the CPU

precautions must be taken so that the input clock meets

these minimum specification Once started the CPU will

continue operation from the same location at which it was

stopped During DC operation of the CPU typical current

drain will be 2 mA This current drain can be reduced by

placing the CPU in a wait state during an opcode fetch cycle

then stopping the clock For clock stop circuit see

Figure 8

TLC5171 – 36

FIGURE 8 Clock Stop Circuit

NSC800N bảng dữ liệu(PDF) 15 Page - National Semiconductor (TI)

NSC800N bảng dữ liệu(HTML) 15 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL