AD7477AARM datasheet(7/24 Pages) AD

7 / 24 page

REV. C

AD7476A/AD7477A/AD7478A

–7–

Timing Example 1

Having fSCLK = 20 MHz and a throughput of 1 MSPS gives a

cycle time of t2 + 12.5 (1/fSCLK) + tACQ = 1

µs. With t

2 = 10 ns min,

this leaves tACQ to be 365 ns. This 365 ns satisfies the requirement

of 250 ns for tACQ. From Figure 3, tACQ is comprised of 2.5 (1/fSCLK)

+ t8 + tQUIET, where t8 = 36 ns max. This allows a value of 204 ns

for tQUIET, satisfying the minimum requirement of 50 ns.

SCLK

SDATA

tCONVERT

tQUIET

ZERO

DB11

DB10

DB2

DB1

DB0

THREE-STATE

THREE-

STATE

4 LEADING ZEROS

345

Figure 2. AD7476A Serial Interface Timing Diagram

SCLK

tCONVERT

234

tQUIET

tACQ

12.5(1/fSCLK)

1/THROUGHPUT

Figure 3. Serial Interface Timing Example

Timing Example 2

Having fSCLK = 5 MHz and a throughput of 315 kSPS gives a

cycle time of t2 + 12.5 (1/fSCLK) + tACQ = 3.174

µs. With t

2 =

10 ns min, this leaves tACQ to be 664 ns. This 664 ns satisfies

the requirement of 250 ns for tACQ. From Figure 3, tACQ is

comprised of 2.5 (1/fSCLK) + t8 + tQUIET, t8 = 36 ns max. This

allows a value of 128 ns for tQUIET, satisfying the minimum

requirement of 50 ns. As in this example and with other slower

clock values, the signal may already be acquired before the

conversion is complete, but it is still necessary to leave 50 ns

minimum tQUIET between conversions. In Example 2, the

signal should be fully acquired at approximately Point C in

Figure 3.

AD7477AARM bảng dữ liệu(PDF) 7 Page - Analog Devices

AD7477AARM bảng dữ liệu(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL