AD7403BRIZ datasheet(6/25 Pages) AD

6 / 25 page

Data Sheet

AD7403

Rev. B | Page 5 of 24

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

POWER REQUIREMENTS

VDD1

4.5

5.5

VDD2

5.5

IDD1

33.5

VDD1 = 5.5 V

IDD2

VDD2 = 5.5 V

6.5

VDD2 = 3.3 V

Power Dissipation

237

272

VDD1 = VDD2 = 5.5 V

187

211

VDD1 = 5.5 V, VDD2 = 3.3 V

1 For fMCLKIN > 16 MHz, mark space ratio is 48/52 to 52/48, VDD1 = 5 V ± 5%.

2 See the Terminology section.

3 Not production tested. Sample tested during initial release to ensure compliance.

TIMING SPECIFICATIONS

VDD1 = 4.5 V to 5.5 V, VDD2 = 3 V to 5.5 V, TA = −40°C to +105°C (AD7403-8) or −40°C to +125°C (AD7403), unless otherwise noted.

Sample tested during initial release to ensure compliance. It is recommended to read MDAT on the MCLKIN rising edge.

Table 3.

Parameter

Limit at TMIN, TMAX

Unit

Description

Min

Typ

Max

fMCLKIN

MHz

Master clock input frequency

MHz

t11

Data access time after MCLKIN rising edge

VDD2 = 4.5 V to 5.5 V

VDD2 = 3 V to 3.6 V, AD7403

VDD2 = 3 V to 3.6 V, AD7403-8

t21

Data hold time after MCLKIN rising edge

VDD2 = 4.5 V to 5.5 V

VDD2 = 3 V to 3.6 V

Master clock low time

0.45 × tMCLKIN

fMCLKIN ≤ 16 MHz

0.48 × tMCLKIN

16 MHz < fMCLKIN ≤ 20 MHz

Master clock high time

0.45 × tMCLKIN

fMCLKIN ≤ 16 MHz

0.48 × tMCLKIN

16 MHz < fMCLKIN ≤ 20 MHz

1 Defined as the time required from an 80% MCLKIN input level to when the output crosses 0.8 V or 2.0 V for VDD2 = 3 V to 3.6 V or when the output crosses 0.8 V or 0.7 ×

VDD2 for VDD2 = 4.5 V to 5.5 V as outlined in Figure 2. Measured with a ±200 μA load and a 25 pF load capacitance.

MCLKIN

MDAT

1SEE NOTE 1 OF TABLE 3 FOR FURTHER DETAILS.

80%

2.0V OR 0.7 × VDD21

0.8V

Figure 2. Data Timing

AD7403BRIZ bảng dữ liệu(PDF) 6 Page - Analog Devices

AD7403BRIZ bảng dữ liệu(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

bảng dữ liệu tải về

Link URL