ADRF6820ACPZ-R7 datasheet(8/45 Pages) AD

8 / 45 page

ADRF6820

Data Sheet

Rev. C | Page 8 of 45

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

NOTES

1. THE EXPOSED PAD MUST BE CONNECTED TO A

GROUND PLANE WITH LOW THERMAL IMPEDANCE.

TOP VIEW

(Not to Scale)

ADRF6820

VPOS_3P3

GND

I+

I–

Q–

Q+

GND

DECL1

VPOS_3P3

RFIN0

GND

DECL2

GND

ENBL

GND

RFIN1

VPOS_5V

Figure 3. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.

Mnemonic

Description

1, 19, 30, 31, 36

VPOS_3P3

3.3 V Power Supply.

2, 3, 8, 9, 23, 25, 26, 28, 38

GND

Ground.

4, 5

I+, I−

Differential Baseband Outputs, I Channel.

6, 7

Q−, Q+

Differential Baseband Outputs, Q Channel.

DECL1

Decoupling for Mixer Load. Connect a 0.22 µF capacitor from DECL1 to GND.

11, 21

VPOS_5V

5 V Power Supply.

VOCM

Reference Voltage Input. This pin sets the output common-mode level.

SDIO

SPI Data.

SCLK

SPI Clock.

Chip Select, Active Low.

MUXOUT

Multiplexer Output. Output pin providing the PLL reference signal or the PLL lock

detect.

17, 18

LOOUT+, LOOUT−

Differential LO Outputs.

RFSW

RF Switch Select. Selects between RFIN0 and RFIN1.

22, 29

RFIN1, RFIN0

RF Inputs. Single pole, double throw switch input.

ENBL

Enable, Active High.

27, 33

DECL2, DECL3

VCO LDO Decoupling.

VTUNE

VCO Tuning Voltage Input.

34, 35

LOIN−, LOIN+

Differential LO Inputs.

PLL Charge Pump Output.

REFIN

PLL Reference Input.

DECL4

2.5 V LDO Decoupling.

EPAD

Exposed Pad. The exposed pad must be connected to a ground plane with low thermal

impedance.

ADRF6820ACPZ-R7 bảng dữ liệu(PDF) 8 Page - Analog Devices

ADRF6820ACPZ-R7 bảng dữ liệu(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

bảng dữ liệu tải về

Link URL