| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADF4355BCPZ bảng dữ liệu(PDF) 9 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4355BCPZ bảng dữ liệu(HTML) 9 Page - Analog Devices |
|
9 / 36 page ![]() ADF4355 Data Sheet Rev. A | Page 8 of 35 Pin No. Mnemonic Description 25, 32 CREG1, CREG2 Outputs from the LDO Regulator. CREG1 and CREG2 are the supply voltages to the digital circuits and have a nominal voltage of 1.8 V. Decoupling capacitors of 100 nF connected to AGND are required for these pins. 26 PDBRF RF Power-Down. A logic low on this pin mutes the RF outputs. This mute function is also software controllable. 27 DVDD Digital Power Supply. This pin must be at the same voltage as AVDD. Place decoupling capacitors to the ground plane as close to this pin as possible. 28 REFINB Complementary Reference Input. If unused, ac-couple this pin to AGND. 29 REFINA Reference Input. 30 MUXOUT Multiplexer Output. The multiplexer output allows the digital lock detect, the analog lock detect, scaled RF, or the scaled reference frequency to be externally accessible. 31 SDGND Digital Σ-Δ Modulator Ground. SDGND is the ground return path for the Σ-Δ modulator. EP Exposed Pad. The exposed pad must be connected to AGND. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |