MLX71122_16 datasheet(30/59 Pages) MELEXIS

30 / 59 page

MLX71122

300 to 930MHz FSK/FM/ASK Receiver

Datasheet

REVISION 014 – AUGUST, 2016

Page 30 of 59

390 10 71122 01

3.3.4. FSK Demodulator

FSK reception is turned on if bit MODSEL in register R5 is set to LOW (default). The demodulator is

completely internally implemented, so no external, expensive discriminator device is needed. The used FSK

demodulator is based on a phase shifter and a mixer as depicted in Fig.14.

Fig. 14:

Block diagram of FSK demodulator

The phase shifter provides a phase shift of 90 degrees to the original IF signal at exactly 2MHz. There is no

AFC feature integrated since the frequency acceptance range of the demodulator is wide enough with

about ±150kHz. The phase shift is regulated by the same control loop that controls the center frequency of

the IF-filter. Tuning of the IF-filter will also change the DC value of the demodulator output. We

recommend turning off the tuning during receive mode using IFFHLT (see 4.1.7) if small frequency

deviations below ±20kHz have to be detected. The gain of the demodulator can be changed with bit

DEMGAIN (see 4.1.1). It can be set to 12mV/kHz (default) or to 14.5mV/kHz.

3.3.5. Autotuning Circuit

An auto-tuning mechanism is implemented that permanently adjusts the bias current of the

transconductance cells of the IF filter and the FSK demodulator in order to eliminate process, temperature

and supply voltage variations. For this purpose a matched master bi-quad is used as oscillator in a current

controlled oscillator (CCO) at 3MHz embedded in a PLL structure. A more detailed view on the tuning

circuit is shown in Fig.15.

CCO

digital

dead band

control

~2.9094MHz

IFFVAL

tuning signal

proportional

to frequency

Filter

fcenter = 2.0000MHz

IFAIN

MIX2OUT

RIFF

IFFSTATE[1:0]

IFFVAL [7:0]

IFFTUNE

IFFHLT

IFFPRES[7: 0]

tune

count CCO cylces

in Ttune/2 => N

N < 394 => IFFVAL + 1

N > 407 => IFFVAL - 1

default = 684

frequency

matching

once per Ttune:

typ.

10MHz

Fig.15:

block diagram of digital tuning circuitry

limiter

LP 1st order

buffer

OUT

phase shifter

MLX71122 bảng dữ liệu(PDF) 30 Page - Melexis Microelectronic Systems

MLX71122 bảng dữ liệu(HTML) 30 Page - Melexis Microelectronic Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

bảng dữ liệu tải về

Link URL