STM32F413CGU6 datasheet(39/207 Pages) STMICROELECTRONICS

39 / 207 page

DocID029162 Rev 2

39/207

STM32F413xG/H

Functional overview

Different sources can also be selected for the SAI. The different possible sources are the

main PLL, the PLLI2S, HSE or HSI clocks or an external clock provided through a pin

(external PLL or CODEC output).

The PLLI2S configuration can be modified to manage an I2S/SAI sample rate change

without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging

from 8 KHz to 192 KHz.

3.29

Digital filter for sigma-delta modulators (DFSDM)

The device embeds two DFSDMs:

•

DFSDM1 has 2 digital filters modules and 4 external input serial channels

(transceivers) or alternately 2 internal parallel inputs support.

•

DFSDM2 features 4 digital filters modules and 8 external input serial channels

(transceivers) or alternately 4 internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external Σ∆ modulators to

microcontroller and then to perform digital filtering of the received data streams (which

represent analog value on Σ∆ modulators inputs). DFSDM can also interface PDM (Pulse

Density Modulation) microphones and perform PDM to PCM conversion and filtering in

hardware. It is also possible to introduce a programmable delay between different

microphones (beamforming feature). DFSDM features optional parallel data stream inputs

from microcontrollers memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various Σ∆

modulators). DFSDM digital filter modules perform digital processing according user

selected filter parameters with up to 24-bit final ADC resolution.

3.30

Dynamic tuning of PDM delays for sound source localization

A mechanism is implemented on top of the DFSDM allowing to dynamically tune PDM

delays of each microphone without the need to add external delay lines.

Audio application with several microphones require strong microphones placement

constraints, as the distance between the microphones must be a multiple of v/F where v is

the speed of the sound and F is the PCM sampling frequency.

The designed mechanism removes this constraint by programming delays for each digital

microphone with the granularity of the PDM clock rate prior to the conversion into PCM rate.

The tuning delay is performed by a clock skipping technique.

Table 8. DFSDM feature comparison

DFSDM instance

External input serial

channels

External input parallel

channels

Digital filters

DFSDM1

DFSDM2

STM32F413CGU6 bảng dữ liệu(PDF) 39 Page - STMicroelectronics

STM32F413CGU6 bảng dữ liệu(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL