STM32L081CB datasheet(24/110 Pages) STMICROELECTRONICS

24 / 110 page

Functional overview

STM32L081xx

24/110

DocID027513 Rev 4

3.8

Memories

The STM32L081xx devices have the following features:



20 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait

states. With the enhanced bus matrix, operating the RAM does not lead to any

performance penalty during accesses to the system bus (AHB and APB buses).



The non-volatile memory is divided into three arrays:

–

128 or 192 Kbytes of embedded Flash program memory

–

6 Kbytes of data EEPROM

–

Information block containing 32 user and factory options bytes plus 8 Kbytes of

system memory

Flash program and data EEPROM are divided into two banks. This allows writing in one

bank while running code or reading data from the other bank.

The user options bytes are used to write-protect or read-out protect the memory (with

4 Kbyte granularity) and/or readout-protect the whole memory with the following options:



Level 0: no protection



Level 1: memory readout protected.

The Flash memory cannot be read from or written to if either debug features are

connected or boot in RAM is selected



Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in

RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed

outside of the protected area. The granularity of the protected code segment or the non-

volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the

volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.9

Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:



Boot from Flash memory



Boot from System memory



Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by

using SPI1(PA4, PA5, PA6, PA7) or SPI2 (PB12, PB13, PB14, PB15), I2C1 (PB6, PB7) or

I2C2 (PB10, PB11), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32™

microcontroller system memory boot mode AN2606 for details.

STM32L081CB bảng dữ liệu(PDF) 24 Page - STMicroelectronics

STM32L081CB bảng dữ liệu(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL