| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STM32L081CB bảng dữ liệu(PDF) 83 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L081CB bảng dữ liệu(HTML) 83 Page - STMicroelectronics |
|
83 / 110 page ![]() DocID027513 Rev 4 83/110 STM32L081xx Electrical characteristics 95 Equation 1: RAIN max formula The simplified formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution). tCAL(3)(5) Calibration time fADC = 16 MHz 5.2 µs -83 1/fADC WLATENCY(6) ADC_DR register write latency ADC clock = HSI16 1.5 ADC cycles + 2 fPCLK cycles - 1.5 ADC cycles + 3 fPCLK cycles - ADC clock = PCLK/2 - 4.5 - fPCLK cycle ADC clock = PCLK/4 - 8.5 - fPCLK cycle tlatr(3) Trigger conversion latency fADC = fPCLK/2 = 16 MHz 0.266 µs fADC = fPCLK/2 8.5 1/fPCLK fADC = fPCLK/4 = 8 MHz 0.516 µs fADC = fPCLK/4 16.5 1/fPCLK fADC = fHSI16 = 16 MHz 0.252 - 0.260 µs JitterADC ADC jitter on trigger conversion fADC = fHSI16 -1 - 1/fHSI16 tS(3) Sampling time fADC = 16 MHz 0.093 - 10.03 µs - 1.5 - 160.5 1/fADC tUP_LDO(3)(5) Internal LDO power-up time - - - 10 µs tSTAB(3)(5) ADC stabilization time - 14 1/fADC tConV(3) Total conversion time (including sampling time) fADC = 16 MHz, 12-bit resolution 0.875 - 10.81 µs 12-bit resolution 14 to 173 (tS for sampling +12.5 for successive approximation) 1/fADC 1. VDDA minimum value can be decreased in specific temperature conditions. Refer to Table 58: RAIN max for fADC = 16 MHz. 2. A current consumption proportional to the APB clock frequency has to be added (see Table 34: Peripheral current consumption in Run or Sleep mode). 3. Guaranteed by design. 4. Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 58: RAIN max for fADC = 16 MHz. 5. This parameter only includes the ADC timing. It does not take into account register access latency. 6. This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate the conversion is complete and has the same latency. Table 57. ADC characteristics (continued) Symbol Parameter Conditions Min Typ Max Unit RAIN TS fADC CADC 2 N2 + ln -------------------------------------------------------------- R ADC – |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |