công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LE25S161 bảng dữ liệu(PDF) 20 Page - ON Semiconductor

tên linh kiện LE25S161
Giải thích chi tiết về linh kiện  Serial Flash Memory
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ONSEMI [ON Semiconductor]
Trang chủ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

LE25S161 bảng dữ liệu(HTML) 20 Page - ON Semiconductor

Back Button LE25S161 Datasheet HTML 16Page - ON Semiconductor LE25S161 Datasheet HTML 17Page - ON Semiconductor LE25S161 Datasheet HTML 18Page - ON Semiconductor LE25S161 Datasheet HTML 19Page - ON Semiconductor LE25S161 Datasheet HTML 20Page - ON Semiconductor LE25S161 Datasheet HTML 21Page - ON Semiconductor LE25S161 Datasheet HTML 22Page - ON Semiconductor LE25S161 Datasheet HTML 23Page - ON Semiconductor LE25S161 Datasheet HTML 24Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 54 page
background image
LE25S161
www.onsemi.com
20
Standard SPI Read
There are two Read commands, "Low-Power Read (RDLP: 03h)" and "High-Speed Read (RDHS: 0Bh)".
10-5. Standard SPI Read
There are two Read commands, Low-Power Read (RDLP) and High-Speed Read (RDHS).
10-5-1. Low-Power Read command (RDLP)
Maximum Clock frequency: 33.33MHz
This command is for reading data out.
"Figure 6. Low-Power Read (RDLP)" shows the timing waveforms.
The sequence of RDLP operation :
CS goes to low  input RDLP command (03h)  3 Byte address (A23-A0) input on SI
 the corresponding data out on SO
 continuous data out (n-byte) 
 completed by CS=high
* The data output starts from the falling edge of SCK(31th clock)
The Address is latched on rising edge of SCK, and the corresponding data is shifted out on SO by the falling edge of SCK.
The address is automatically incremented to the next higher address after each byte data is shifted out. If the SCK input is
continued after the internal address arrives at the highest address (1FFFFFh), the internal address returns to the lowest
address (000000h). By setting CS to high, the device is deselected, and the read cycle is completed. While the device is
deselected, the output pin SO is in a high-impedance state.
Figure 6. Low-Power Read (RDLP)
● Address A23 to A21 are "Don't care".
Add
(A7-A0)
Add
(A15-A8)
Add
(A23-A16)
Byte 3
Byte 2
Byte 1
CS
High Impedance
DATA
DATA
DATA
SCK
SO
SI
03h
15
MSB
MSB
MSB
0
1
2
3
4
5
6
7
8
23
16
24
31
39
47
8CLK
Mode0
Mode3
32
40



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com