CHR3763-QDG datasheet(2/16 Pages) UMS

2 / 16 page

CHR3763-QDG

12-16GHz Integrated Down Converter

Ref. : DSCHR3763-QDG3324 - 20 Nov 13

2/16

Specifications subject to change without notice

Bât. Charmille - Parc SILIC - 10, Avenue du Québec - 91140 VILLEBON-SUR-YVETTE - France

Tel.: +33 (0) 1 69 86 32 00 - Fax: +33 (0) 1 69 86 34 34

Electrical Characteristics

Tamb.= +25°C, VD1= VD2= VD3 = +3.0V (1)

Symbol

Parameter

Min

Typ

Max

Unit

FRF

RF Frequency range

GHz

FLO

LO frequency range

8.5

19.5

GHz

FIF

IF frequency range

3.5

GHz

Conversion gain (2)

Noise Figure

2.3

Im_rej

Image rejection (2)

dBc

PLO

LO Input power

dBm

IIP3

Input IP3

dBm

LO RL

LO return loss

RF RL

RF return loss

VDx

DC drain voltage (1)

VG1

1st stage LNA DC gate voltage

-0.52

VG2

2nd stage LNA DC gate voltage

-0.46

VG3

LO buffer DC gate voltage

-0.46

VG4

Mixer DC gate voltage

-1

Total drain current (ID1+ID2+ID3) (3)

These values are representative of onboard measurements as defined on the drawing in

paragraph "Evaluation mother board".

(1) VD1: 1st stage LNA drain bias voltage. VD2: 2nd stage LNA drain bias voltage.

(1) VD3: LO-chain drain bias voltage.

(2) An external combiner 90° is required on I / Q.

(3) ID1: 1st stage LNA drain current, typically 14mA, should be tuned with VG1.

(3) ID2: 2nd stage LNA drain current, typically 31mA, should be tuned with VG2.

(3) ID3: LO-chain drain current, typically 35mA, should be tuned with VG3.

Electrostatic discharge sensitive device observe handling precautions!

CHR3763-QDG bảng dữ liệu(PDF) 2 Page - United Monolithic Semiconductors

CHR3763-QDG bảng dữ liệu(HTML) 2 Page - United Monolithic Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL