công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MCP3918A1T-E/ML bảng dữ liệu(PDF) 45 Page - Microchip Technology

tên linh kiện MCP3918A1T-E/ML
Giải thích chi tiết về linh kiện  3V Single-Channel Analog Front End
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3918A1T-E/ML bảng dữ liệu(HTML) 45 Page - Microchip Technology

Back Button MCP3918A1T-E/ML Datasheet HTML 41Page - Microchip Technology MCP3918A1T-E/ML Datasheet HTML 42Page - Microchip Technology MCP3918A1T-E/ML Datasheet HTML 43Page - Microchip Technology MCP3918A1T-E/ML Datasheet HTML 44Page - Microchip Technology MCP3918A1T-E/ML Datasheet HTML 45Page - Microchip Technology MCP3918A1T-E/ML Datasheet HTML 46Page - Microchip Technology MCP3918A1T-E/ML Datasheet HTML 47Page - Microchip Technology MCP3918A1T-E/ML Datasheet HTML 48Page - Microchip Technology MCP3918A1T-E/ML Datasheet HTML 49Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 88 page
background image
 2014 Microchip Technology Inc.
DS20005287A-page 45
MCP3918
FIGURE 6-3:
Read on a Single Register with 24-bit Format (WIDTH_DATA<1:0> = 01,
SPI Mode 0,0).
6.4
Writing to the Device
The first register written from the SDI pin to the device
is the one defined by the address (A<4:0>) given in the
Control byte. After this first register is fully transmitted,
if the CS pin is maintained logic low, the communication
continues without an additional Control byte and the
SDI pin transmits another register with the address
automatically incremented.
Two different write mode configurations for the address
increment can be defined through the WRITE bit in the
STATUSCOM register (see Section 6.5 “Continuous
Communications, Looping on Register Sets”
and
Table 9-2). The SDO pin stays in a high-impedance
state during a write communication. The data on SDI is
clocked into the MCP3918 on the rising edge of SCK.
The writing format for each register is defined in
Section 5.5 “ADC Output Coding”
. A write on an
undefined or non-writable address, such as the ADC
channel register address, will have no effect nor will it
increment the address counter.
FIGURE 6-4:
Write to a Single Register with 24-bit Format (WIDTH_CRC = 0, SPI Mode 1,1).
READ Communication (SPI mode 0,0)
Don’t care
Don’t care
Don’t care
SCK
SDI
SDO
CS
DATA<23>
Hi-Z
Hi-Z
Device latches SDI on rising edge
Device latches SDO on falling edge
High Z
High Z
WRITE Communication (SPI mode 1,1)
Don’t care
SCK
SDI
SDO
CS
Hi-Z
Device latches SDI on rising edge
R/W
Don’t
care
DATA<0>
High Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com