MCP3910 datasheet(32/86 Pages) MICROCHIP

32 / 86 page

MCP3910

DS20005116B-page 32

 2012-2014 Microchip Technology Inc.

5.3.2

MODULATOR INPUT RANGE AND

SATURATION POINT

For a specified voltage reference value of 1.2V, the

specified differential input range is ±600 mV. The input

range is proportional to VREF and scales according to

the VREF voltage. This range is ensuring the stability of

the modulator over amplitude and frequency. Outside

of this range, the modulator is still functional; however,

its stability is no longer ensured and therefore it is not

recommended to exceed this limit. The saturation point

for the modulator is VREF/1.5, since the transfer

function of the ADC includes a gain of 1.5 by default

(independent from the PGA setting). See Section 5.5

“ADC Output Coding”

5.3.3

BOOST SETTINGS

The delta-sigma modulators include a programmable

biasing circuit, in order to further adjust the power

consumption to the sampling speed applied through

the MCLK. This can be programmed through the

BOOST<1:0> bits, which are applied to all channels

simultaneously.

The maximum achievable analog master clock speed

(AMCLK), the maximum sampling frequency (DMCLK)

and the maximum achievable data rate (DRCLK) are

highly

dependent

the

BOOST<1:0>

and

PGA_CHn<2:0> settings. Table 5-2 specifies the

maximum AMCLK possible to keep optimal accuracy in

the function of BOOST<1:0> and PGA_CHn<2:0>

settings.

TABLE 5-2:

MAXIMUM AMCLK LIMITS AS A FUNCTION OF BOOST AND PGA GAIN

Conditions

VDD = 3.0V to 3.6V,

TA from -40°C to +125°C

VDD = 2.7V to 3.6V,

TA from -40°C to +125°C

Boost

Gain

Maximum AMCLK

(MHz)

(SINAD within -3 dB

from its maximum)

Maximum AMCLK

(MHz)

(SINAD within -5 dB

from its maximum)

Maximum AMCLK

(MHz)

(SINAD within -3 dB

from its maximum)

Maximum AMCLK

(MHz)

(SINAD within -5 dB

from its maximum)

0.5x

0.66x

6.4

7.3

6.4

7.3

11.4

10.6

0.5x

0.66x

6.4

7.3

6.4

7.3

11.4

10.6

13.3

14.5

0.5x

2.9

0.66x

6.4

10.7

9.4

10.7

0.5x

2.9

0.66x

7.3

6.4

7.3

11.4

12.3

8.9

11.4

0.5x

2.9

0.66x

6.4

7.3

6.4

7.3

11.4

9.4

10.6

13.3

8.9

11.4

0.5x

2.9

0.66x

7.3

10.6

12.3

9.4

10,6

13.3

11.4

MCP3910 bảng dữ liệu(PDF) 32 Page - Microchip Technology

MCP3910 bảng dữ liệu(HTML) 32 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

bảng dữ liệu tải về

Link URL