công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCM4202DBR bảng dữ liệu(PDF) 18 Page - Burr-Brown (TI)

[Old version datasheet] Texas Instruments acquired Burr-Brown Corporation. Click here to check the latest version.
tên linh kiện PCM4202DBR
Giải thích chi tiết về linh kiện  High-Performance 24-Bit, 216kHz Sampling Stereo Audio Analog-to-Digital Converter
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  BURR-BROWN [Burr-Brown (TI)]
Trang chủ  http://www.burr-brown.com
Logo BURR-BROWN - Burr-Brown (TI)

PCM4202DBR bảng dữ liệu(HTML) 18 Page - Burr-Brown (TI)

Back Button PCM4202DBR Datasheet HTML 14Page - Burr-Brown (TI) PCM4202DBR Datasheet HTML 15Page - Burr-Brown (TI) PCM4202DBR Datasheet HTML 16Page - Burr-Brown (TI) PCM4202DBR Datasheet HTML 17Page - Burr-Brown (TI) PCM4202DBR Datasheet HTML 18Page - Burr-Brown (TI) PCM4202DBR Datasheet HTML 19Page - Burr-Brown (TI) PCM4202DBR Datasheet HTML 20Page - Burr-Brown (TI) PCM4202DBR Datasheet HTML 21Page - Burr-Brown (TI) PCM4202DBR Datasheet HTML 22Page - Burr-Brown (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 26 page
background image
PCM4202
SBAS290B − JULY 2003 − SEPTEMBER 2004
www.ti.com
18
RESET OPERATION
The PCM4202 includes two reset functions: power-on and
externally controlled. This section describes the operation
of each of these functions.
On power-up, the internal reset signal is forced low, forcing
the PCM4202 into a reset state. The power-on reset circuit
monitors the VDD (pin 14) and VCC (pin 22) power supplies.
When the VDD supply exceeds +2.0V (±400mV) and the
VCC supply exceeds +4.0V (±400mV), the internal reset
signal is forced high. The PCM4202 then waits for the
system clock input (SCKI) to become active. Once the
system clock has been detected, the initialization
sequence begins. The initialization sequence requires
1024 system clock periods for completion. During the
initialization sequence, the ADC output data pins are
forced low. Once the initialization sequence is completed,
the PCM4202 output is enabled. Figure 8 shows the
power-on reset sequence timing.
The user may force a reset initialization sequence at any
time while the system clock input is active by utilizing the
RST input (pin 19). The RST input is active low, and
requires a minimum low pulse width of 40ns. The
low-to-high transition of the applied reset signal forces an
initialization sequence to begin. As in the case of the
power-on reset, the initialization sequence requires 1024
system clock periods for completion. Figure 9 illustrates
the reset sequence initiated when using the RST input.
Figure 10 shows the state of the audio data outputs for the
PCM4202 before, during and after the reset operations.
1024 System Clock Periods
Required for Initialization
System Clock
Indeterminate
or Inactive
SCKI
~2.0V
~4.0V
0V
0V
0V
0V
Internal
Reset
V
CC
V
DD
Figure 8. Power-On Reset Sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com