công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMS320VC5407 bảng dữ liệu(PDF) 104 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện TMS320VC5407
Giải thích chi tiết về linh kiện  Fixed-Point Digital Signal Processors
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5407 bảng dữ liệu(HTML) 104 Page - Texas Instruments

Back Button TMS320VC5407 Datasheet HTML 100Page - Texas Instruments TMS320VC5407 Datasheet HTML 101Page - Texas Instruments TMS320VC5407 Datasheet HTML 102Page - Texas Instruments TMS320VC5407 Datasheet HTML 103Page - Texas Instruments TMS320VC5407 Datasheet HTML 104Page - Texas Instruments TMS320VC5407 Datasheet HTML 105Page - Texas Instruments TMS320VC5407 Datasheet HTML 106Page - Texas Instruments TMS320VC5407 Datasheet HTML 107Page - Texas Instruments TMS320VC5407 Datasheet HTML 108Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 110 page
background image
Electrical Specifications
104
November 2001 − Revised April 2004
SPRS007D
5.15.2
HPI16 Mode
Table 5−35 and Table 5−36 assume testing over recommended operating conditions and P = 0.5 * processor
clock (see Figure 5−32 through Figure 5−34). In the following tables, DS refers to the logical OR of HCS,
HDS1, and HDS2, and HD refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.). These timings are
shown assuming that HDS is the signal controlling the transfer. See the TMS320C54x DSP Reference Set,
Volume 5: Enhanced Peripherals (literature number SPRU302) for additional information.
Table 5−35. HPI16 Mode Timing Requirements
MIN
MAX
UNIT
tsu(HBV-DSL)
Setup time, HR/W valid before DS falling edge
6
ns
th(DSL-HBV)
Hold time, HR/W valid after DS falling edge
5
ns
tsu(HAV-DSH)
Setup time, address valid before DS rising edge (write)
5
ns
tsu(HAV-DSL)
Setup time, address valid before DS falling edge (read)
−(4P − 6)
ns
th(DSH-HAV)
Hold time, address valid after DS rising edge
1
ns
tw(DSL)
Pulse duration, DS low
30
ns
tw(DSH)
Pulse duration, DS high
10
ns
Memory accesses with no DMA activity
Reads
10P + 30
Memory accesses with no DMA activity.
Writes
10P + 10
t
Cycle time, DS rising edge to
Memory accesses with 16 bit DMA activity
Reads
16P + 30
ns
tc(DSH-DSH)
Cycle time, DS rising edge to
next DS rising edge
Memory accesses with 16-bit DMA activity.
Writes
16P + 10
ns
Memory accesses with 32 bit DMA activity
Reads
24P + 30
Memory accesses with 32-bit DMA activity.
Writes
24P + 10
tsu(HDV-DSH)W
Setup time, HD valid before DS rising edge
8
ns
th(DSH-HDV)W
Hold time, HD valid after DS rising edge, write
2
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com