| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
GXM bảng dữ liệu(PDF) 148 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
GXM bảng dữ liệu(HTML) 148 Page - National Semiconductor (TI) |
|
148 / 244 page ![]() www.national.com 148 Revision 3.1 Integrated Functions (Continued) 10:0 V_BLANK_ START Vertical Blank Start: This field represents the line at which the vertical blanking signal becomes active minus 1. If the display is interlaced, this value should be programmed to V_ACTIVE plus 1. Note: All values are specified in lines. For interlaced display, no border is supported, so blank timing is implied by the total/active tim- ing. GX_BASE+8348h-834Bh DC_V_TIMING_3 Register (R/W) Default Value = xxxxxxxxh 31:27 RSVD Reserved: Set to 0. 26:16 V_SYNC_END Vertical Sync End: This field represents the line at which the CRT vertical sync signal becomes inactive minus 1. 15:11 RSVD Reserved: Set to 0. 10:0 V_SYNC_START Vertical Sync Start: This field represents the line at which the CRT vertical sync signal becomes active minus 1. For interlaced display, note that the vertical counter is incremented twice during each line and since there are an odd number of lines, the vertical sync pulse will trigger in the middle of a line for one field and at the end of a line for the subsequent field. Note: All values are specified in lines. GX_BASE+834Ch-834Fh DC_FP_V_TIMING Register (R/W) Default Value = xxxxxxxxh 31:27 RSVD Reserved: Set to 0. 26:16 FP_V_SYNC _END Flat Panel Vertical Sync End: This field represents the line at which the flat panel vertical sync sig- nal becomes inactive minus 2. Note that the internal flat panel vertical sync is latched by the flat panel horizontal sync prior to being output to the panel. 15:11 RSVD Reserved: Set to 0. 10:0 FP_VSYNC _START Flat Panel Vertical Sync Start: This field represents the line at which the internal flat panel vertical sync signal becomes active minus 2. Note that the internal flat panel vertical sync is latched by the flat panel horizontal sync prior to being output to the panel. Note: All values are specified in lines. Table 4-32. Display Controller Timing Registers (Continued) Bit Name Description |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |