| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
GXM bảng dữ liệu(PDF) 118 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
GXM bảng dữ liệu(HTML) 118 Page - National Semiconductor (TI) |
|
118 / 244 page ![]() www.national.com 118 Revision 3.1 Integrated Functions (Continued) 4.3.7 SDRAM Interface Clocking The GXm processor drives the SDCLK to the SDRAMs; one for each DIMM bank. All the control, data, and address signals driven by the memory controller are sam- pled by the SDRAM at the rising edge of SDCLK. SDCLK- OUT is a reference signal used to generate SDCLKIN. Read data is sampled by the memory controller at the ris- ing edge of SDCLKIN. The delay for SDCLKIN must be designed so that it lags the SDCLKs at the DRAM by approximately 2ns. The delay should also include the SDCLK transmission line delay. The SDCLK traces on the board need to be laid out so there is no skew between each of the four sinks. These guidelines allow the memory interface to be closer to the DRAM specifications. They improve performance by run- ning the SDCLK up to frequencies of 100 MHz and a CAS latency of two. Figure 4-9. SDCLKIN Clocking DIMM 0 DIMM 1 SDCLK[3:0] Delay SDCLKOUT SDCLKIN SDCLK0 SDCLK1 SDCLK2 SDCLK3 Geode™ GXm Processor |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |