SI5341_16 datasheet(20/53 Pages) SILABS

20 / 53 page

Table 5.2. DC Characteristics

(VDD=1.8V ± 5%, VDDA=3.3V ± 5%, VDDO=1.8V ± 5%, 2.5V ± 5%, or 3.3V ± 5%, TA= -40 to 85°C)

Parameter

Symbol

Test Condition

Min

Typ

Max

Units

Core Supply Current1, 2

IDD

Si5340/41

—

115

230

IDDA

Si5340/41

—

120

130

Output Buffer Supply Current

IDDOx

LVPECL Output3

@ 156.25 MHz

—

LVDS Output3

@ 156.25 MHz

—

3.3 V LVCMOS4 output

@ 156.25 MHz

—

2.5 V LVCMOS4 output

@ 156.25 MHz

—

1.8 V LVCMOS4 output

@ 156.25 MHz

—

Total Power Dissipation1, 5

Si5341

—

880

1150

Si5340

—

680

875

Note:

1. Si5341 test configuration: 7 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.

2. Si5340 test configuration: 4 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.

3. Differential outputs terminated into an ac-coupled 100 Ω load.

4. LVCMOS outputs measured into a 6-inch 50 W PCB trace with 5 pF load. The LVCMOS outputs were set to

OUTx_CMOS_DRV=3, which is the strongest driver setting. Refer to the Si5341/40 Family Reference Manual for more details on

100

OUT

OUTb

IDDO

Differential Output Test Configuration

0. 1 uF

OUTa

IDDO

5 pF

LVCMOS Output Test Configuration

6 inch

OUTb

5. Detailed power consumption for any configuration can be estimated using ClockBuilderPro when an evaluation board (EVB) is not

available. All EVBs support detailed current measurements for any configuration.

Si5341/40 Rev D Data Sheet

Electrical Specifications

silabs.com | Smart. Connected. Energy-friendly.

Rev. 1.0 | 19

SI5341 bảng dữ liệu(PDF) 20 Page - Silicon Laboratories

SI5341 bảng dữ liệu(HTML) 20 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

bảng dữ liệu tải về

Link URL