công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SI5341 bảng dữ liệu(PDF) 10 Page - Silicon Laboratories

tên linh kiện SI5341
Giải thích chi tiết về linh kiện  Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SILABS [Silicon Laboratories]
Trang chủ  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5341 bảng dữ liệu(HTML) 10 Page - Silicon Laboratories

Back Button SI5341_16 Datasheet HTML 6Page - Silicon Laboratories SI5341_16 Datasheet HTML 7Page - Silicon Laboratories SI5341_16 Datasheet HTML 8Page - Silicon Laboratories SI5341_16 Datasheet HTML 9Page - Silicon Laboratories SI5341_16 Datasheet HTML 10Page - Silicon Laboratories SI5341_16 Datasheet HTML 11Page - Silicon Laboratories SI5341_16 Datasheet HTML 12Page - Silicon Laboratories SI5341_16 Datasheet HTML 13Page - Silicon Laboratories SI5341_16 Datasheet HTML 14Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 53 page
background image
3.5.4 LVCMOS Output Terminations
LVCMOS outputs are typically dc-coupled, as shown in the figure below.
3.3V , 2.5V , 1.8 V
LVCMOS
VDDO =3.3V , 2.5V , 1.8V
50
Rs
50
Rs
DC Coupled LVCMOS
OUTx
OUTxb
Figure 3.6. LVCMOS Output Terminations
3.5.5 LVCMOS Output Impedance and Drive Strength Selection
Each LVCMOS driver has a configurable output impedance. It is highly recommended that the minimum output impedance (strongest
drive setting) is selected and a suitable series resistor (Rs) is chosen to match the trace impedance.
Table 3.2. Nominal Output Impedance vs. OUTx_CMOS_DRV (register)
VDDO
CMOS_DRIVE_Selection
OUTx_CMOS_DRV=1
OUTx_CMOS_DRV=2
OUTx_CMOS_DRV=3
3.3 V
38 Ω
30 Ω
22 Ω
2.5 V
43 Ω
35 Ω
24 Ω
1.8 V
46 Ω
31 Ω
Note: Refer to the Si5340/41 Family Reference Manual for more information on register settings.
3.5.6 LVCMOS Output Signal Swing
The signal swing (VOL/VOH) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own
VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers.
3.5.7 LVCMOS Output Polarity
When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). By default the clock on
the OUTxb pin is generated with complementary polarity with the clock on the OUTx pin. The LVCMOS OUTx and OUTxb outputs can
also be generated in phase.
3.5.8 Output Enable/Disable
The OEb pin provides a convenient method of disabling or enabling the output drivers. When the OEb pin is held high all outputs will be
disabled. When held low, the outputs will be enabled. Outputs in the enabled state can be individually disabled through register control.
3.5.9 Output Driver State When Disabled
The disabled state of an output driver is configurable as: disable low or disable high.
Si5341/40 Rev D Data Sheet
Functional Description
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com