TNETV1002IDZHK datasheet(5/102 Pages) TI1

5 / 102 page

Contents

June 2001 -- Revised December 2002

SPRS180C

Contents

Section

Page

TMS320VC5471 Features

................................................................

Introduction

............................................................................

2.1

Description

......................................................................

2.2

Pin Assignments

..................................................................

2.3

Terminal Functions

................................................................

DSP Subsystem Functional Overview

....................................................

3.1

DSP Core

.......................................................................

3.1.1

DSP Memory Space and Buses

...........................................

3.1.2

DSP Scan-Based Emulation Logic

.........................................

3.2

DSP Memory

....................................................................

3.2.1

DSP On-Chip RAM

......................................................

3.2.2

Normal Mode DSP Memory Map

..........................................

3.2.3

API Boot Mode

.........................................................

3.2.4

API Boot-Mode DSP Memory Map

........................................

3.2.5

DSP Extended Program Memory

..........................................

3.2.6

DSP Relocatable Interrupt Vector Table

....................................

3.3

DSP Registers

...................................................................

3.3.1

Bank-Switching Control Register

..........................................

3.3.2

Programmable Bank-Switching Wait-States

.................................

3.3.3

Processor Mode Status Register

..........................................

3.4

DSP Peripherals

..................................................................

3.4.1

Multichannel Buffered Serial Port (McBSP)

.................................

3.4.2

DSP Direct Memory Access (DMA) Controller

...............................

3.4.3

ARM Port Interface (API)

.................................................

3.4.4

DSP External Memory Interface

...........................................

3.4.5

DSP Software-Programmable Wait-State Generator

.........................

3.4.6

DSP Timer

.............................................................

3.4.7

DSP Clocking

...........................................................

3.5

DSP Power Management

..........................................................

3.6

DSP Interrupts

...................................................................

MCU Subsystem Functional Overview

....................................................

4.1

MCU Core

.......................................................................

4.1.1

ARM7TDMI Emulation Features

...........................................

4.1.2

MCU Memory Space

....................................................

4.2

MCU Memory Interface

............................................................

4.2.1

MCU Memory Interface Wait-States

.......................................

4.2.2

MCU API Interface

......................................................

4.2.3

MCU SDRAM Memory Interface

..........................................

TNETV1002IDZHK bảng dữ liệu(PDF) 5 Page - Texas Instruments

TNETV1002IDZHK bảng dữ liệu(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL