công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMS320DM641 bảng dữ liệu(PDF) 133 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện TMS320DM641
Giải thích chi tiết về linh kiện  Video/Imaging Fixed-Point Digital Signal Processors
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM641 bảng dữ liệu(HTML) 133 Page - Texas Instruments

Back Button TMS320DM641 Datasheet HTML 129Page - Texas Instruments TMS320DM641 Datasheet HTML 130Page - Texas Instruments TMS320DM641 Datasheet HTML 131Page - Texas Instruments TMS320DM641 Datasheet HTML 132Page - Texas Instruments TMS320DM641 Datasheet HTML 133Page - Texas Instruments TMS320DM641 Datasheet HTML 134Page - Texas Instruments TMS320DM641 Datasheet HTML 135Page - Texas Instruments TMS320DM641 Datasheet HTML 136Page - Texas Instruments TMS320DM641 Datasheet HTML 137Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 171 page
background image
Host-Port Interface (HPI) [DM641 Only]
133
June 2003 − Revised August 2004
SPRS222C
Table 4−40. Switching Characteristics Over Recommended Operating Conditions During Host-Port
Interface Cycles†‡ (see Figure 4−38 through Figure 4−41) [DM641 Only]
NO.
PARAMETER
−400
−500
−600
UNIT
MIN
MAX
6
td(HSTBL-HRDYH)
Delay time, HSTROBE low to HRDY high#
1.3
4P + 8
ns
7
td(HSTBL-HDLZ)
Delay time, HSTROBE low to HD low impedance for an HPI read
2
ns
8
td(HDV-HRDYL)
Delay time, HD valid to HRDY low
−3
ns
9
toh(HSTBH-HDV)
Output hold time, HD valid after HSTROBE high
1.5
ns
15
td(HSTBH-HDHZ)
Delay time, HSTROBE high to HD high impedance
12
ns
16
td(HSTBL-HDV)
Delay time, HSTROBE low to HD valid (HPI16 mode, 2nd half-word only)
4P + 8
ns
† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
‡ P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.
# This parameter is used during HPID reads and writes. For reads, at the beginning of the first half-word transfer (HPI16) on the falling edge of
HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal
address generation hardware loads the requested data into HPID. For writes, HRDY goes high if the internal write buffer is full.
1st half-word
2nd half-word
8
6
15
9
16
15
9
7
4
3
2
1
2
1
2
1
2
1
2
1
2
1
HAS
HCNTL[1:0]
HR/W
HHWIL
HSTROBE†
HCS
HD[15:0] (output)
HRDY
3
† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
Figure 4−38. HPI16 Read Timing (HAS Not Used, Tied High) [DM641 Only]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com