WM5102 datasheet(30/334 Pages) WOLFSON

tên linh kiện	WM5102

Giải thích chi tiết về linh kiện	Audio Hub CODEC with Voice Processor DSP

PDF	334 Pages

Scroll/Zoom	100%

nhà sản xuất	WOLFSON [Wolfson Microelectronics plc]

Trang chủ	http://www.wolfsonmicro.com

Logo

30 / 334 page

WM5102

Production Data

PD, June 2014, Rev 4.2

SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK & FREQUENCY LOCKED LOOP (FLL)

Figure 2 Master Clock Timing

Test Conditions

The following timing information is valid across the full range of recommended operating conditions.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Master Clock Timing (MCLK1, MCLK2)

MCLK cycle time

MCLK as input to FLL,

FLLn_REFCLK_DIV=00

MCLK as input to FLL,

FLLn_REFCLK_DIV=01

MCLK as input to FLL,

FLLn_REFCLK_DIV=10 or 11

MCLK as direct SYSCLK or

ASYNCCLK source

MCLK duty cycle

MCLK as input to FLL

80:20

20:80

MCLK as direct SYSCLK or

ASYNCCLK source

60:40

40:60

MCLK2 frequency

Sleep Mode

32.768

kHz

Frequency Locked Loops (FLL1, FLL2)

FLL input frequency

FLLn_REFCLK_DIV=00

0.032

13.5

MHz

FLLn_REFCLK_DIV=01

0.064

FLLn_REFCLK_DIV=10

0.128

FLLn_REFCLK_DIV=11

0.256

FLL synchroniser input

frequency

FLLn_SYNCCLK_DIV=00

0.032

13.5

MHz

FLLn_SYNCCLK_DIV=01

0.064

FLLn_SYNCCLK_DIV=10

0.128

FLLn_SYNCCLK_DIV=11

0.256

WM5102 bảng dữ liệu(PDF) 30 Page - Wolfson Microelectronics plc

WM5102 bảng dữ liệu(HTML) 30 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL