ADE3700X datasheet(11/89 Pages) STMICROELECTRONICS

11 / 89 page

11/89

ADE3700

Global Control

Functional Description

2.1

Global Control

The global control block is responsible for:

selecting clock sources

power control

I²C control

SCLK frequency synthesizer control

block by block synchronous reset generation

The global control block runs on the XCLK clock domain which is required to be active for

programming. The clock domains of all other blocks are set in the Global Control Block. For I²C

access, the requested block must be driven with a valid clock frequency greater than 10 MHz. Clock

domains are shown in Figure 2.

To program the SCLK frequency synthesizer to a desired frequency (fOUT, in MHz), the following

equations apply.

Figure 2: Global Control Block Diagram

Table 3: SCLK Frequency Synthesizer Programmable Values (Sheet 1 of 2)

Frequency Range

SDIV

fOUT < 8 x fXCLK AND fOUT ≥ 4 x fXCLK

fOUT < 4 x fXCLK AND fOUT ≥ 2 x fXCLK

ADE3700

I²C

PWM

Sync

Measure

Global

Sync

Re-Time

ADC (Analog)

ADC Digital I/F

Line Lock

PLL

Data

Measure

LCD Scaler

Flicker

Detection

Output

Sequencer

TCON

SCLK Freq.

Synthesizer

FM Freq.

Synthesizer

XCLK

Domain

INCLK

Domain

SCLK

Domain

DOTCLK

Domain

Data

MCU (SCL, SDA)

PC Analog

INR, G, B

V, H, Csync

ORA

OGA

OBA

ORB

OGB

OBB

OCLK

ODE

OHS

OVS

TCON

ADE3700X bảng dữ liệu(PDF) 11 Page - STMicroelectronics

ADE3700X bảng dữ liệu(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

bảng dữ liệu tải về

Link URL