công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

DAC7750IPWPR bảng dữ liệu(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện DAC7750IPWPR
Giải thích chi tiết về linh kiện  DACx750 Single-Channel, 12- and 16-Bit Programmable Current Output Digital-to-Analog Converters for 4-mA to 20-mA Current Loop Applications
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

DAC7750IPWPR bảng dữ liệu(HTML) 10 Page - Texas Instruments

Back Button DAC7750IPWPR Datasheet HTML 6Page - Texas Instruments DAC7750IPWPR Datasheet HTML 7Page - Texas Instruments DAC7750IPWPR Datasheet HTML 8Page - Texas Instruments DAC7750IPWPR Datasheet HTML 9Page - Texas Instruments DAC7750IPWPR Datasheet HTML 10Page - Texas Instruments DAC7750IPWPR Datasheet HTML 11Page - Texas Instruments DAC7750IPWPR Datasheet HTML 12Page - Texas Instruments DAC7750IPWPR Datasheet HTML 13Page - Texas Instruments DAC7750IPWPR Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 53 page
background image
SCLK
LATCH
DIN
SDO
1
1
8
2
2
9
24
24
23
22
DB23
DB23
DB0
DB0
DB0
DB16
t
12
t
17
t
16
t
13
t
14
t
15
t
18
t
20
t
19
t
11
Input word specifies
register to be read
Undefined data
NOP condition
X
X
X
X
First eight bits are
bits
don’t care
Selected register
data clocked out
SCLK
LATCH
DIN
1
2
24
DB23
DB0
t
2
t
7
t
6
t
3
t
4
t
5
t
8
t
9
t
1
IOUT
t
10
CLR
10
DAC7750, DAC8750
SBAS538B – DECEMBER 2013 – REVISED JUNE 2016
www.ti.com
Product Folder Links: DAC7750 DAC8750
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
(1)
Specified by design, not production tested.
7.9 Timing Requirements: Daisy-Chain Mode
at TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V (unless otherwise noted)
(1)
MIN
MAX
UNIT
t21
SCLK cycle time
60
ns
t22
SCLK low time
25
ns
t23
SCLK high time
25
ns
t24
LATCH delay time
13
ns
t25
LATCH high time
40
ns
t26
Data setup time
5
ns
t27
Data hold time
7
ns
t28
LATCH low time
40
ns
t29
Serial output delay time (CL, SDO = 15 pF)
35
ns
Figure 1. Write Mode Timing
Figure 2. Readback Mode Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com