| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DAC7750IPWPR bảng dữ liệu(PDF) 9 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC7750IPWPR bảng dữ liệu(HTML) 9 Page - Texas Instruments |
|
9 / 53 page ![]() 9 DAC7750, DAC8750 www.ti.com SBAS538B – DECEMBER 2013 – REVISED JUNE 2016 Product Folder Links: DAC7750 DAC8750 Submit Documentation Feedback Copyright © 2013–2016, Texas Instruments Incorporated (1) Specified by characterization, not production tested. 7.6 Electrical Characteristics: AC At AVDD = 10 V to 36 V, GND = 0 V, REFIN= 5 V external and DVDD = 2.7 V to 5.5 V. For IOUT, RL = 300 Ω. All specifications –40°C to 125°C (unless otherwise noted). Typical specifications are at 25°C. PARAMETER(1) TEST CONDITIONS MIN TYP MAX UNIT DYNAMIC PERFORMANCE Output current settling time 16-mA step, to 0.1% FSR, no L (inductance) 10 μs 16-mA step, to 0.1% FSR, L < 1 mH 25 μs AC PSRR 200-mV, 50-Hz or 60-Hz sine wave superimposed on power-supply voltage –75 dB (1) Specified by design, not production tested. (2) Based on digital interface circuitry only. When writing to DAC control and configuration registers, consider the analog output specifications in Electrical Characteristics: AC. 7.7 Timing Requirements: Write Mode at TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V (unless otherwise noted) (1) MIN MAX UNIT t1 SCLK cycle time 33 ns t2 SCLK low time 13 ns t3 SCLK high time 13 ns t4 LATCH delay time 13 ns t5 LATCH high time(2) 40 ns t6 Data setup time 5 ns t7 Data hold time 7 ns t8 LATCH low time 40 ns t9 CLR pulse duration 20 ns t10 CLR activation time 5 µs (1) Specified by design, not production tested. 7.8 Timing Requirements: Readback Mode at TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V (unless otherwise noted) (1) MIN MAX UNIT t11 SCLK cycle time 60 ns t12 SCLK low time 25 ns t13 SCLK high time 25 ns t14 LATCH delay time 13 ns t15 LATCH high time 40 ns t16 Data setup time 5 ns t17 Data hold time 7 ns t18 LATCH low time 40 ns t19 Serial output delay time (CL, SDO = 15 pF) 35 ns t20 LATCH rising edge to SDO 3-state (CL, SDO = 15 pF) 35 ns |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |