DP83847 datasheet(39/60 Pages) NSC

39 / 60 page

www.national.com

This counter provides information required to implement

the “SymbolErrorDuringCarrier” attribute within the PHY

managed object class of Clause 30 of the IEEE 802.3u

specification.

Table 18. Receiver Error Counter Register (RECR), address 0x15

Bit

Bit Name

Default

Description

15:8

RESERVED

0, RO

RESERVED: Writes ignored, Read as 0

7:0

RXERCNT[7:0]

0, RW / COR

RX_ER Counter:

This 8-bit counter increments for each receive error detected.

When a valid carrier is present and there is at least one occurrence

of an invalid data symbol. This event can increment only once per

valid carrier event. If a collision is present, the attribute will not in-

crement. The counter sticks when it reaches its max count.

Table 19. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16

Bit

Bit Name

Default

Description

15:13

RESERVED

<00>, RO

RESERVED: Writes ignored, Read as 0.

BYP_4B5B

0, RW

Bypass 4B/5B Encoding:

1 = 4B5B encoder functions bypassed.

0 = Normal 4B5B operation.

FREE_CLK

0, RW

Receive Clock:

1 = RX_CK is free-running.

0 = RX_CK phase adjusted based on alignment.

TQ_EN

0, RW

100Mbs True Quiet Mode Enable:

1 = Transmit True Quiet Mode.

0 = Normal Transmit Mode.

SD FORCE PMA

0,RW

Signal Detect Force PMA:

1 = Forces Signal Detection in PMA.

0 = Normal SD operation.

SD_OPTION

1, RW

Signal Detect Option:

1 = Enhanced signal detect algorithm.

0 = Reduced signal detect algorithm.

DP83847 bảng dữ liệu(PDF) 39 Page - National Semiconductor (TI)

DP83847 bảng dữ liệu(HTML) 39 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL