MAC7101CVF datasheet(20/48 Pages) MOTOROLA

20 / 48 page

MAC7100 Microcontroller Family Hardware Specifications

MOTOROLA

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Electrical Characteristics

3.9.1

Read and Write Bus Cycles

Table 23 lists processor bus output timings. Read/write bus timings listed in Table 23 are shown in Figure 7

and Figure 8.

Table 23. External Bus Output Timing Specifications

Num

Rating

Symbol

Min

Max

Unit

Control Outputs

L6a

CLKOUT high to chip selects valid 1

CSn transitions after the falling edge of CLKOUT.

tCHCV

—0.5tCYC + 10

L6b

CLKOUT high to byte select (BS[1:0]) valid 2

BSn transitions after the falling edge of CLKOUT.

tCHBV

—0.5tCYC + 10

L6c

CLKOUT high to output select (OE) valid 3

OE transitions after the falling edge of CLKOUT.

tCHOV

—0.5tCYC + 10

L7a

CLKOUT high to control output (BS[1:0], OE) invalid

tCHCOI 0.5tCYC + 2

—

L7b

CLKOUT high to chip selects invalid

tCHCI

0.5tCYC + 2

—

Address and Attribute Outputs

CLKOUT high to address (ADDR[21:0]) and control

(R/W) valid

tCHAV

—10

CLKOUT high to address (ADDR[21:0]) and control

(R/W) invalid

tCHAI

2—

Data Outputs

L10

CLKOUT high to data output (DATA[15:0]) valid

tCHDOV

—13

L11

CLKOUT high to data output (DATA[15:0]) invalid

tCHDOI

2—

L12

CLKOUT high to data output (DATA[15:0]) high impedance

tCHDOZ

—9

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MAC7101CVF bảng dữ liệu(PDF) 20 Page - Motorola, Inc

MAC7101CVF bảng dữ liệu(HTML) 20 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL