MAC7101CVF datasheet(19/48 Pages) MOTOROLA

19 / 48 page

MAC7100 Microcontroller Family Hardware Specifications

MOTOROLA

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Electrical Characteristics

3.9

External Bus Timing Specifications

Table 22 lists processor bus input timings, which are shown in Figure 6, Figure 7 and Figure 8.

NOTE

All processor bus timings are synchronous; that is, input setup/hold and

output delay with respect to the rising edge of a reference clock. The

reference clock is the CLKOUT output.

All other timing relationships can be derived from these values.

Figure 6. General Input Timing Requirements

Table 22. External Bus Input Timing Specifications

Num C

Rating 1

1 Timing specifications have been indicated taking into account the full drive strength for the pads.

Symbol

Min

Max Unit

CLKOUT

tCYC

—

Control Inputs

L2a

Control input valid to CLKOUT high 2

2 TA pins are being referred to as control inputs.

tCVCH

—

L3a

CLKOUT high to control inputs invalid 2

tCHCII

0—

Data Inputs

Data input (DATA[15:0]) valid to CLKOUT high

tDIVCH

9—

CLKOUT high to data input (DATA[15:0]) invalid

tCHDII

0—

CLKOUT(45MHz)

1.5 V

Valid

Invalid

tSETUP

tHOLD

Input Setup & Hold

Input Rise Time

VH = VIH

VL = VIL

tRISE = 1.5 ns

Input Fall Time

VH = VIH

VL = VIL

tFALL = 1.5 ns

CLKOUT

Inputs

1.5 V

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MAC7101CVF bảng dữ liệu(PDF) 19 Page - Motorola, Inc

MAC7101CVF bảng dữ liệu(HTML) 19 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL