| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MB9AAA0N bảng dữ liệu(PDF) 74 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
MB9AAA0N bảng dữ liệu(HTML) 74 Page - SPANSION |
|
74 / 109 page ![]() D a t a S h e e t June 30, 2015, MB9AAA0N_DS706-00067-2v0-E 71 CONFIDENTIAL (4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL) (VCC = 1.8V to 5.5V, VSS = 0V, TA = - 40C to + 85C) Parameter Symbol Value Unit Remarks Min Typ Max PLL oscillation stabilization wait time* 1 (LOCK UP time) tLOCK 200 - - μs PLL input clock frequency fPLLI 4 - 20 MHz PLL multiplication rate - 1 - 5 multiplier PLL macro oscillation clock frequency fPLLO 10 - 20 MHz Main PLL clock frequency* 2 fCLKPLL - - 20 MHz *1: Time from when the PLL starts operating until the oscillation stabilizes. *2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual. (4-2) Operating Conditions of Main PLL (In the case of using the built-in High-speed CR for the input clock of the Main PLL) (VCC = 2.2V to 5.5V, VSS = 0V, TA = - 40C to + 85C) Parameter Symbol Value Unit Remarks Min Typ Max PLL oscillation stabilization wait time* 1 (LOCK UP time) tLOCK 200 - - μs PLL input clock frequency fPLLI 3.8 4 4.2 MHz PLL multiplication rate - 3 - 4 multiplier PLL macro oscillation clock frequency fPLLO 11.4 - 16.8 MHz Main PLL clock frequency* 2 fCLKPLL - - 16.8 MHz *1: Time from when the PLL starts operating until the oscillation stabilizes. *2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual. Note: Make sure to input to the Main PLL source clock, the High-speed CR clock (CLKHC) that the frequency has been trimmed. When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency. High-speed CR clock (CLKHC) PLL input clock Main PLL PLL macro oscillation clock M divider Main PLL clock (CLKPLL) N divider Main PLL connection Main clock (CLKMO) K divider |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |