IS25LP032 datasheet(64/90 Pages) ISSI

64 / 90 page

IS25LP032/064/128

Integrated Silicon Solution, Inc.- www.issi.com

Rev. D

10/03/2014

8.35 FAST READ DTR MODE OPERATION (FRDTR, 0Dh)

The FRDTR instruction is for doubling the data in and out. Signals are triggered on both rising and falling edge

of clock. The address is latched on both rising and falling edge of SCK, and data of each bit shifts out on both

rising and falling edge of SCK at a maximum frequency fC2. The 2-bit address can be latched-in at one clock,

and 2-bit data can be read out at one clock, which means one bit at the rising edge of clock, the other bit at the

falling edge of clock.

The first address byte can be at any location. The address is automatically increased to the next higher address

after each byte of data is shifted out, so the whole memory can be read out in a single FRDTR instruction. The

address counter rolls over to 0 when the highest address is reached.

The sequence of issuing FRDTR instruction is: CE# goes low  Sending FRDTR instruction code (1bit per

clock)  3-byte address on SI (2-bit per clock)  4 dummy clocks on SI  Data out on SO (2-bit per clock) 

End FRDTR operation via driving CE# high at any time during data out. (Please refer to Figure 8.51)

While a Program/Erase/Write Status Register cycle is in progress, FRDTR instruction will be rejected without

any effect on the current cycle.

IS25LP032 bảng dữ liệu(PDF) 64 Page - Integrated Silicon Solution, Inc