công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9993BBCZ bảng dữ liệu(PDF) 5 Page - Analog Devices

tên linh kiện AD9993BBCZ
Giải thích chi tiết về linh kiện  Integrated Mixed-Signal Front End (MxFE)
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9993BBCZ bảng dữ liệu(HTML) 5 Page - Analog Devices

  AD9993BBCZ Datasheet HTML 1Page - Analog Devices AD9993BBCZ Datasheet HTML 2Page - Analog Devices AD9993BBCZ Datasheet HTML 3Page - Analog Devices AD9993BBCZ Datasheet HTML 4Page - Analog Devices AD9993BBCZ Datasheet HTML 5Page - Analog Devices AD9993BBCZ Datasheet HTML 6Page - Analog Devices AD9993BBCZ Datasheet HTML 7Page - Analog Devices AD9993BBCZ Datasheet HTML 8Page - Analog Devices AD9993BBCZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 56 page
background image
Data Sheet
AD9993
Rev. A | Page 5 of 56
AC SPECIFICATIONS
TMIN to TMAX, AVDD33 = 3.3 V, DVDD = AVDD = 1.8 V, DAC sampling rate = 500 MSPS and ADC sampling rate = 250 MSPS, unless
otherwise specified.
Table 2.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
DAC OUTPUT
Spurious-Free Dynamic Range
(SFDR)
fOUT = 20 MHz
75
dBc
Two Tone Intermodulation
Distortion (IMD3)
fOUT = 80 MHz
65
dBc
Noise Spectral Density (NSD),
Single Tone
fOUT = 80 MHz
−160
dBm/Hz
256-QAM Adjacent Channel
Power (ACP)
fCENTER = 50 MHz, single carrier, 3.375 MHz offset frequency
76
dBc
ADC INPUT
Signal to Noise Ratio (SNR)
Measured with −1.0 dBFS sine wave input
fIN = 87 MHz
70
dBc
Spurious-Free Dynamic Range
(SFDR)
Measured with −1.0 dBFS sine wave input
fIN = 10 MHz
86
dBc
fIN = 87 MHz
83
dBc
Two-Tone IMD3
fIN1 = 89 MHz, fIN2 = 92 MHz, AIN = −12 dBFS
90
dBc
Full Power Bandwidth
Bandwidth of operation in which proper ADC performance can be
achieved
1000
MHz
DIGITAL SPECIFICATIONS
TMIN to TMAX, AVDD33 = 3.3 V, DVDD = AVDD = 1.8 V, unless otherwise noted.
Table 3.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
CMOS INPUT LOGIC LEVEL
Input VIN Logic High
1.8
V
Input VIN Logic Low
0.0
V
CMOS OUTPUT LOGIC LEVEL
Output VOUT Logic High
1.2
V
Output VOUT Logic Low
0.8
V
ADC AND DAC LVDS DATA INTERFACES
ADC LVDS Transmitter Outputs
DCO_P/DCO_N to Data Skew (tSKEW)
Data to DDR DCO_P/DCO_N transition delay
350
ps
Output Voltage High, VOH, Single
Ended
Applies to output voltage, positive and negative, VOUTP
and VOUTN
1375
mV
Output Voltage Low, VOL, Single
Ended
Applies to VOUTP and VOUTN
1025
mV
Output Differential Voltage
200
mV
Output Offset Voltage
1200
mV
DAC LVDS Receiver Inputs
Specifications apply to DAC data inputs and DCI_P/DCI_N
Input Voltage Range, Single Ended
Applies to input voltage, positive and negative, VINP and
VINN
825
1575
mV
Input Differential Threshold
−100
+100
mV
Input Differential Hysteresis
25
mV
Receiver Differential Input
Impedance
85
115
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com