AD6674 datasheet(52/91 Pages) AD

52 / 91 page

AD6674

Data Sheet

Chip

Application

Layer

Chip

Decimation

Ratio

DDC Input

Type

DDC

Output

Type

Bandwidth

Per DDC1

No. of Virtual

Converters

Required

Four DDCs

Real

4.81% × fS

0x200 = 0x23 (four DDCs; I only selected)

0x201 = 0x03 (chip decimate by 8)

0x310, 0x330, 0x350, 0x370 = 0x4A (real mixer;

6 dB gain; variable IF; real output; HB4 + HB3 +

HB2 + HB1 filters)

0x311 = 0x00 (DDC 0 I input = ADC Channel A;

DDC 0 Q input = ADC Channel A)

0x331 = 0x00 (DDC 1 I input = ADC Channel A;

DDC 1 Q input = ADC Channel A)

0x351 = 0x05 (DDC 2 I input = ADC Channel B;

DDC 2 Q input = ADC Channel B)

0x371 = 0x05 (DDC 3 I input = ADC Channel B;

DDC 3 Q input = ADC Channel B)

0x314, 0x315, 0x320, 0x321 = FTW and POW set

as required by application for DDC 0

0x334, 0x335, 0x340, 0x341 = FTW and POW set

as required by application for DDC 1

0x354, 0x355, 0x360, 0x361 = FTW and POW set

as required by application for DDC 2

0x374, 0x375, 0x380, 0x381 = FTW and POW set

as required by application for DDC 3

Four DDCs

Real

Complex

4.81% × fS

0x200 = 0x03 (four DDCs; I/Q selected)

0x201 = 0x04 (chip decimate by 16)

0x310, 0x330, 0x350, 0x370 = 0x42 (real mixer; 6

dB gain; variable IF; complex output; HB4 + HB3

+ HB2 + HB1 filters)

0x311 = 0x00 (DDC 0 I input = ADC Channel A;

DDC 0 Q input = ADC Channel A)

0x331 = 0x00 (DDC 1 I input = ADC Channel A;

DDC 1 Q input = ADC Channel A)

0x351 = 0x05 (DDC 2 I input = ADC Channel B;

DDC 2 Q input = ADC Channel B)

0x371 = 0x05 (DDC 3 I input = ADC Channel B;

DDC 3 Q input = ADC Channel B)

0x314, 0x315, 0x320, 0x321 = FTW and POW set

as required by application for DDC 0.

0x334, 0x335, 0x040, 0x341 = FTW and POW set

as required by application for DDC 1

0x354, 0x355, 0x360, 0x361 = FTW and POW set

as required by application for DDC 2

0x374, 0x375, 0x380, 0x381 = FTW and POW set

as required by application for DDC 3

fS is the ADC sample rate. Bandwidths listed are <−0.001 dB of pass-band ripple and >100 dB of stop-band alias rejection.

The NCOs must be synchronized either through the SPI or through the SYSREF± pin after all writes to the FTW or POW registers have completed. This is necessary to

ensure the proper operation of the NCO. See the NCO Synchronization section for more information.

Rev. B | Page 52 of 91

AD6674 bảng dữ liệu(PDF) 52 Page - Analog Devices

AD6674 bảng dữ liệu(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL