AT90LS4433-4AI datasheet(42/126 Pages) ATMEL

42 / 126 page

AT90S/LS4433

1042H–AVR–04/03

Note that in the PWM mode, the ten least significant OCR1 bits, when written, are trans-

ferred to a temporary location. They are latched when Timer/Counter1 reaches TOP.

This prevents the occurrence of odd-length PWM pulses (glitches) in the event of an

unsynchronized OCR1 write. See Figure 34 for an example.

Figure 34. Effects on Unsynchronized OCR1 Latching

During the time between the write and the latch operation, a read from OCR1 will read

the contents of the temporary location. This means that the most recently written value

always will read out of OCR1.

When OCR1 contains $0000 or TOP, the output OC1 is updated to low or high on the

next compare match according to the settings of COM11 and COM10. This is shown in

Table 15.

In PWM mode, the Timer Overflow Flag1 (TOV1) is set when the counter changes direc-

tion at $0000. Timer Overflow Interrupt1 operates exactly as in normal Timer/Counter

mode, i.e., it is executed when TOV1 is set, provided that Timer Overflow Interrupt1 and

global interrupts are enabled. This also applies to the Timer Output Compare1 Flag and

interrupt.

Table 14. Compare1 Mode Select in PWM Mode

COM11

COM10

Effect on OC1

Not connected

Cleared on compare match, up-counting. Set on compare match, down-

counting (non-inverted PWM).

Cleared on compare match, down-counting. Set on compare match, up-

counting (inverted PWM).

Table 15. PWM Outputs OCR = $0000 or TOP

COM11

COM10

OCR1

Output OC1

$0000

TOP

$0000

TOP

AT90LS4433-4AI bảng dữ liệu(PDF) 42 Page - ATMEL Corporation