công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LSM303AGR bảng dữ liệu(PDF) 51 Page - STMicroelectronics

tên linh kiện LSM303AGR
Giải thích chi tiết về linh kiện  Ultra-compact high-performance eCompass module: ultra-low-power 3D accelerometer and 3D magnetometer
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM303AGR bảng dữ liệu(HTML) 51 Page - STMicroelectronics

Back Button LSM303AGR Datasheet HTML 47Page - STMicroelectronics LSM303AGR Datasheet HTML 48Page - STMicroelectronics LSM303AGR Datasheet HTML 49Page - STMicroelectronics LSM303AGR Datasheet HTML 50Page - STMicroelectronics LSM303AGR Datasheet HTML 51Page - STMicroelectronics LSM303AGR Datasheet HTML 52Page - STMicroelectronics LSM303AGR Datasheet HTML 53Page - STMicroelectronics LSM303AGR Datasheet HTML 54Page - STMicroelectronics LSM303AGR Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 68 page
background image
DocID027765 Rev 5
51/68
LSM303AGR
Register description
68
8.17
FIFO_CTRL_REG_A (2Eh)
8.18
FIFO_SRC_REG_A (2Fh)
Table 55. FIFO_SRC_REG_A description
Table 51. FIFO_CTRL_REG_A register
FM1
FM0
TR
FTH4
FTH3
FTH2
FTH1
FTH0
Table 52. FIFO_CTRL_REG_A description
FM[1:0]
FIFO mode selection. Default value: 00 (see
Table 53)
TR
Trigger selection. Default value: 0
0: trigger event allows triggering signal on INT1
1: trigger event allows triggering signal on INT2
FTH[4:0]
Default value: 00000
Table 53. FIFO mode configuration
FM1
FM0
FIFO mode
0
0
Bypass mode
0
1
FIFO mode
1
0
Stream mode
1
1
Stream-to-FIFO mode
Table 54. FIFO_SRC_REG_A register
WTM
OVRN_FIFO
EMPTY
FSS4
FSS3
FSS2
FSS1
FSS0
WTM
WTM bit is set high when FIFO content exceeds watermark level.
OVRN_FIFO
OVRN bit is set high when FIFO buffer is full; this means that the FIFO buffer
contains 32 unread samples. At the following ODR a new sample set replaces the
oldest FIFO value. The OVRN bit is set to 0 when the first sample set has been
read.
EMPTY
EMPTY flag is set high when all FIFO samples have been read and FIFO is empty.
FSS [4:0]
FSS [4:0] field always contains the current number of unread samples stored in the
FIFO buffer. When FIFO is enabled, this value increases at ODR frequency until
the buffer is full, whereas, it decreases every time one sample set is retrieved from
FIFO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com