ADS5294IPFPR datasheet(67/81 Pages) TI1

67 / 81 page

CLKP

CLKM

Differential sine-

wave clock input

CLKP

CLKM

Differential

LVPECL

clock input

DIFFERENTIAL CLOCK CONNECTIONS

Rterm

CLKP

CLKM

Differential

LVDS

clock input

ADS529x

0.1 F

ADS529x

0.1 F

Rterm

ADS529x

Rterm

0.1 F

SINGLE-ENDED CLOCK CONNECTIONS

CLKP

CLKM

VCM

ADS529x

CMOS

CLOCK IN

ADS5294

www.ti.com

SLAS776D – NOVEMBER 2011 – REVISED SEPTEMBER 2015

Typical Application (continued)

The ADS5294 clock input can be driven by either a differential clocks (sine wave, LVPECL, or LVDS) or a

singled clock(LVCMOS). In the single-ended case, TI recommends that the use of low jitter square signals

(LVCMOS levels, 1.8-V amplitude). See TI document SLYT075 for further details on the theory.

The jitter cleaner CDCM7005 SCAS793, CDCE72010 SLAS490, LMK04803 SNAS489 is suitable to generate the

ADC clock of the ADS5294 and ensure the performance for the14-bit ADC with >75-dBFS SNR. Please note that

the location of LVDS Rterm depends on the LVDS clock driver. Some clock devices require the Rterm at the left

side of AC coupling capacitors.

Figure 64. Single-Ended Clock Drive Circuit

Figure 65. Differential Clock Drive Circuit

Submit Documentation Feedback

Product Folder Links: ADS5294

ADS5294IPFPR bảng dữ liệu(PDF) 67 Page - Texas Instruments

ADS5294IPFPR bảng dữ liệu(HTML) 67 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL