công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADS5400IPZP bảng dữ liệu(PDF) 17 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện ADS5400IPZP
Giải thích chi tiết về linh kiện  12-Bit, 1-GSPS Analog-to-Digital Converter
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

ADS5400IPZP bảng dữ liệu(HTML) 17 Page - Texas Instruments

Back Button ADS5400IPZP Datasheet HTML 13Page - Texas Instruments ADS5400IPZP Datasheet HTML 14Page - Texas Instruments ADS5400IPZP Datasheet HTML 15Page - Texas Instruments ADS5400IPZP Datasheet HTML 16Page - Texas Instruments ADS5400IPZP Datasheet HTML 17Page - Texas Instruments ADS5400IPZP Datasheet HTML 18Page - Texas Instruments ADS5400IPZP Datasheet HTML 19Page - Texas Instruments ADS5400IPZP Datasheet HTML 20Page - Texas Instruments ADS5400IPZP Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 55 page
background image
CLKINP
RESETP
tPD-CLKDIV4
tRSU
tRH
CLKOUTAP
DATA BUSB
SYNCOUTB
(OVRBpins)
DATA BUS A
N+1
N+2
CLKOUTA isresetafter 7.5 CLKINcycles (+ tPD-CLKDIV4 )
SampleNandRESET
pulsecapturedhere
N+1
sampled
Phase 0: CLKOUT indesired
stateafterpowerup
Phase 1: misalignedby 1
clockafterpowerup
Phase 2: misalignedby 2
clocksafterpowerup
Phase 3: misalignedby 3
clocksafterpowerup
CLKOUTBP
Phase 0: CLKOUT indesired
stateafterpowerup
Phase 1: misalignedby 1
clockafterpowerup
Phase 2: misalignedby 2
clocksafterpowerup
Phase 3: misalignedby 3
clocksafterpowerup
LatencyofN+1 is 7.5 CLKINcycles
tPD-ADATA
IfSYNCmodeisenabled,
theOVRBpinsbecomeSYNCOUTBpins
LatencyofNandSYNCOUTBarematchedto 7.5 CLKINcycles
ThephaseofdatashownpriortoresetmatchesCLKOUTBinphase 0
ThephaseofdatashownpriortoresetmatchesCLKOUTA inphase 0
tPD-CLKDIV4
N
Sync
CLKOUTBisresetafter 6.5 CLKINcycles (+ tPD-CLKDIV4 )
N
output
N+1
output
th
tsu
PD-BDATA
t
ADS5400
www.ti.com
SLAS611C – OCTOBER 2009 – REVISED JANUARY 2016
Propagation delays and setup/hold times not drawn to scale. RESET and SYNCOUT are optional. Any clock phase
will work properly, but makes synchronization of data capture across multiple ADCs difficult without a known CLKOUT
phase. RESET can be a single pulse (as shown), low-to-high step or repetitive pulse input signal. The frequency of
repetitive RESET pulses should not exceed CLKIN/4, and should be an even divisor of CLKIN, to keep the CLKOUT
phase the same with each RESET event. SYNCOUTB transitions with the same latency as the sample that is present
when the RESET pulse is captured, shown here as sample N. Each RESET captured generates a SYNCOUT pulse,
which behaves as a data bit.
Figure 5. Dual Bus Mode - Staggered, CLKOUT Divide By 4
Copyright © 2009–2016, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: ADS5400



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com