| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DLPC900ZPC bảng dữ liệu(PDF) 63 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DLPC900ZPC bảng dữ liệu(HTML) 63 Page - Texas Instruments |
|
63 / 72 page ![]() DLPC900 www.ti.com DLPS037A – OCTOBER 2014 – REVISED AUGUST 2015 10.2 Layout Example The DLP® LightCrafter™ 9000 EVM PCB is targeted at 14 layers with layer stack up shown in Figure 32. The PCB layer stack may vary depending on system design. However, careful attention is required to meet design considerations. Layers 1 and 14 should consist of the components layers. Layers 2, 4, 6, 9, 11,and 13 should consist of solid ground planes. Layers 7 and 8 should consist of solid power planes. Layers 1, 3, 5, 10, 12, and 14 should be used as the primary routing layers. Routing on external layers should be less than 0.25 inches for priority one and two signals. Refer to the Table 21 for signal priority groups. Board material should be FR-370HR or similar. PCB should be designed for lead-free assembly with the stackup geometry shown in Figure 32 and Figure 33. Figure 32. Board Layer Stack Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback 63 Product Folder Links: DLPC900 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |